|
|
PDF RTL8316 Data sheet ( Hoja de datos )
| Número de pieza | RTL8316 | |
| Descripción | SINGLE CHIP 16-PORT 10/100 ETHERNET SWITCH CONTROLLER | |
| Fabricantes | Realtek | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de RTL8316 (archivo pdf) en la parte inferior de esta página. Total 22 Páginas | ||
|
No Preview Available !
REALTEK SINGLE CHIP
16-PORT 10/100 ETHERNET
SWITCH CONTROLLER
WITH EMBEDDED MEMORY
RTL8316
RTL8316
1. Features........................................................................ 2
2. General Description .................................................... 2
3. Pin Assignments .......................................................... 4
4. Pin Description ............................................................ 5
4.1 RMII Interface (Port #0 ~ Port #15)....................... 5
4.2 Serial Management Interface.................................. 6
4.3 System Pins ............................................................ 6
4.4 Mode Control Pins ................................................. 6
4.5 LED Pins ................................................................ 9
4.6 Power / Ground Pins .............................................. 9
4.7 Test Pins ................................................................. 9
5. Block Diagram........................................................... 10
6. Functional Description ..............................................11
6.1 Reset..................................................................... 11
6.2 RMII interface...................................................... 11
6.3 Serial Management Interface MDC/MDIO.......... 11
6.4 Address Search and Learning............................... 12
6.5 Address Aging...................................................... 12
6.6 Illegal Frames....................................................... 12
6.7 802.1D Reserved Group Addresses Filtering ....... 12
6.8 Back off Algorithm .............................................. 12
6.9 Inter-Frame Gap ................................................... 12
6.10 Buffer Management ........................................... 13
6.11 Buffer Manager .................................................. 13
6.12 Data Reception................................................... 13
6.13 Data Forwarding ................................................ 13
6.14 Flow Control ...................................................... 14
6.15 Broadcast Storm Filtering Control ..................... 14
6.16 Head-Of-Line Blocking Prevention ................... 14
6.17 Port Trunking and Load Balance........................ 14
6.18 Force Mode Setting of Port ability..................... 15
6.19 Port Based HOME VLAN Function .................. 15
6.20 QoS Function ..................................................... 16
7. Electrical Characteristics ......................................... 17
7.1 Temperature Limit Ratings: ................................. 17
7.2 DC Characteristics ............................................... 17
7.3 AC Characteristics ............................................... 17
7.3.1 Reset and Clock Timing ............................... 17
7.3.2 RMII Timing................................................. 18
7.3.3 PHY Management (SMI) Timing ................. 19
8. Mechanical Information ........................................... 20
9. Revision History ........................................................ 21
2001/11/09
1
Rev.1.72
http://www.cornelius-consult.de
1 page  
4. Pin Description
RTL8316
4.1 RMII Interface (Port #0 ~ Port #15)
Symbol
P0TXE,
P1TXE,
P2TXE,
P3TXE,
P4TXE,
P5TXE,
P6TXE,
P7TXE,
P8TXE,
P9TXE,
P10TXE,
P11TXE,
P12TXE,
P13TXE,
P14TXE,
P15TXE,
P0TXD[1:0],
P1TXD[1:0],
P2TXD[1:0],
P3TXD[1:0],
P4TXD[1:0],
P5TXD[1:0],
P6TXD[1:0],
P7TXD[1:0],
P8TXD[1:0],
P9TXD[1:0],
P10TXD[1:0],
P11TXD[1:0],
P12TXD[1:0],
P13TXD[1:0],
P14TXD[1:0],
P15TXD[1:0],
P0CRSDV,
P1CRSDV,
P2CRSDV,
P3CRSDV,
P4CRSDV,
P5CRSDV,
P6CRSDV,
P7CRSDV,
P8CRSDV,
P9CRSDV,
P10CRSDV,
P11CRSDV,
P12CRSDV,
P13CRSDV,
P14CRSDV,
P15CRSDV,
Type
O
O
I
Pin No
17,
26,
34,
40,
48,
54,
62,
77,
68,
86,
95,
107,
115,
121,
127,
5
19,18,
30,29,
36,35,
42,41,
50,49,
56,55,
64,63,
70,69,
79,78,
88,87,
97,96,
109,108,
117,116,
123,122,
1,128,
7, 6
20,
31,
37,
43,
51,
57,
65,
71,
80,
89,
98,
110,
118,
124,
2,
8
Description
RMII Transmit Enable: The RTL8316 asserts high to indicate that
valid data for transmission is presented on the TXD[1:0]. It is
synchronous with REFCLK.
RMII Transmit Data [1:0]: The RTL8316 transmit data TXD[1:0]
is clocked out by the rising edge of REFCLK.
RMII CRSDV signals: CRSDV from PHY device is asserted high
when media is non-idle.
2001/11/09
5
Rev.1.72
http://www.cornelius-consult.de
5 Page 
6. Functional Description
RTL8316
6.1 Reset
After hardware reset, the RTL8316 will determine some default settings through the hardware strap pins and then write
abilities to connected PHY management registers via MDC/MDIO. It is most important that the RTL8316 and connected
PHYs use the same reset signal source. Otherwise, if the reset action of PHY is finished after the RTL8316, there is no
guarantee of proper operation on the expected port speed, duplex and flow control ability.
6.2 RMII interface
The RTL8316 provides a 10/100 Mbps low pin count RMII interface to connect with PHYs. The RMII is capable of supporting
10Mbps and 100Mbps data rates. A single clock reference, 50MHz, sourced from an external clock input, is used for receive
and transmit. It also provides independent 2 bit wide (di-bit) transmit and receive data paths. As the REFCLK is 10 times the
data rate in 10Mbps mode each data di-bit must be output on TXD[1:0] and input on RXD[1:0] for ten consecutive REFCLK
cycles. The RTL8316 can regenerate the COL signal of the MII internally by ANDing TXEN and CRS as recovered from
CRSDV. Note that TXEN cannot be ANDed directly with CRSDV since CRSDV may toggle at the end of the frame to provide
separation of RXDV and CRS.
RMII Specification Signals are as below,
Signal Name
REFCLK
Direction
(with respect
to the PHY)
Input
Direction
(with respect
to the RTL8316)
Input
CRSDV
RXD[1:0]
TXEN
TXD[1:0]
Output
Output
Input
Input
Input
Input
Output
Output
Description
Synchronous clock reference for receive, transmit and
control interface.
Carrier Sense/Receive Data Valid
Receive Date
Transmit Enable
Transmit Data
6.3 Serial Management Interface MDC/MDIO
The RTL8316 supports PHY management through the serial MDIO and MDC signal lines (SMI). After power on reset, the
RTL8316 write abilities to the advertisement register 4 of connected PHY and restarts the auto-negotiation process through
MDIO using PHY, addressed incrementally from 10000b (16) to 11111b (31). After restarting auto-negotiation, the RTL8316
will continuously read the link status and link partner's ability which includes speed, duplex and flow control of the PHY
devices via MDIO.
When the RST# pin is asserted low, the MDC and MDIO pins are both in a tri-state. This feature provides the ability for an
external controller to access PHY's internal registers easily by using the same serial management interface during the period of
RST# active low. When RST# is active high, the MDC changes to be an output pin and MDIO becomes an I/O pin.
Following is the SMI management frame format:
Management frame fields
PRE ST OP PHYAD
REGAD
TA DATA
IDLE
READ 1…1 01 10 AAAAA RRRRR
Z0 DDDDDDDDDDDDDDDD
Z
WRITE 1…1 01 01 AAAAA RRRRR
10 DDDDDDDDDDDDDDDD
Z
2001/11/09
11
Rev.1.72
http://www.cornelius-consult.de
11 Page | ||
| Páginas | Total 22 Páginas | |
| PDF Descargar | [ Datasheet RTL8316.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| RTL8316 | SINGLE CHIP 16-PORT 10/100 ETHERNET SWITCH CONTROLLER | Realtek |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |