|
|
PDF SST39VF100 Data sheet ( Hoja de datos )
| Número de pieza | SST39VF100 | |
| Descripción | (SST39VF100 / SST39LF100) 1 Mbit (64K x16) Multi-Purpose Flash | |
| Fabricantes | Silicon Storage Technology | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de SST39VF100 (archivo pdf) en la parte inferior de esta página. Total 22 Páginas | ||
|
No Preview Available !
1 Mbit (64K x16) Multi-Purpose Flash
SST39LF100 / SST39VF100
FEATURES:
SST39LF/VF1003.0 & 2.7V 1 Mb (x16) MPF memories
Data Sheet
• Organized as 64K x16
• Single Voltage Read and Write Operations
– 3.0-3.6V for SST39LF100
– 2.7-3.6V for SST39VF100
• Superior Reliability
– Endurance: 100,000 Cycles (typical)
– Greater than 100 years Data Retention
• Low Power Consumption
– Active Current: 20 mA (typical)
– Standby Current: 3 µA (typical)
• Sector-Erase Capability
– Uniform 2 KWord sectors
• Fast Read Access Time
– 45 ns for SST39LF100
– 70 ns for SST39VF100
• Latched Address and Data
• Fast Erase and Word-Program
– Sector-Erase Time: 18 ms (typical)
– Chip-Erase Time: 70 ms (typical)
– Word-Program Time: 14 µs (typical)
– Chip Rewrite Time: 1 second (typical)
• Automatic Write Timing
– Internal VPP Generation
• End-of-Write Detection
– Toggle Bit
– Data# Polling
• CMOS I/O Compatibility
• JEDEC Standard Command Sets
• Packages Available
– 40-lead TSOP (10mm x 14mm)
– 48-ball TFBGA (6mm x 8mm)
PRODUCT DESCRIPTION
The SST39LF/VF100 devices are 64K x16 CMOS Multi-
Purpose Flash (MPF) manufactured with SST’s proprietary,
high performance CMOS SuperFlash technology. The
split-gate cell design and thick oxide tunneling injector
attain better reliability and manufacturability compared with
alternate approaches. The SST39LF100 and
SST39VF100 write (Program or Erase) with a single volt-
age power supply of 3.0-3.6V and 2.7-3.6V, respectively.
Featuring high performance Word-Program, the SST39LF/
VF100 devices provide a typical Word-Program time of 14
µsec. The devices use Toggle Bit or Data# Polling to detect
the completion of the Program or Erase operation. To pro-
tect against inadvertent write, the SST39LF/VF100 have
on-chip hardware and software data protection schemes.
Designed, manufactured, and tested for a wide spectrum of
applications, the SST39LF/VF100 are offered with a guar-
anteed endurance of 10,000 cycles. Data retention is rated
at greater than 100 years.
The SST39LF/VF100 devices are suited for applications
that require convenient and economical updating of pro-
gram, configuration, or data memory. For all system appli-
cations, the SST39LF/VF100 significantly improve
performance and reliability, while lowering power consump-
tion. The SST39LF/VF100 inherently use less energy dur-
ing Erase and Program than alternative flash technologies.
The total energy consumed is a function of the applied volt-
age, current, and time of application. Since for any given
voltage range, the SuperFlash technology uses less cur-
rent to program and has a shorter erase time, the total
energy consumed during any Erase or Program operation
is less than alternative flash technologies. The SST39LF/
VF100 also improve flexibility while lowering the cost for
program, data, and configuration storage applications.
The SuperFlash technology provides fixed Erase and Pro-
gram times, independent of the number of Erase/Program
cycles that have occurred. Therefore the system software
or hardware does not have to be modified or de-rated as is
necessary with alternative flash technologies, whose Erase
and Program times increase with accumulated Erase/Pro-
gram cycles.
To meet surface mount requirements, the SST39LF/VF100
are offered in 40-lead TSOP and 48-ball TFBGA packages.
See Figure 1 for pinout.
Device Operation
Commands are used to initiate the memory operation func-
tions of the device. Commands are written to the device
using standard microprocessor write sequences. A com-
mand is written by asserting WE# low while keeping CE#
low. The address bus is latched on the falling edge of WE#
or CE#, whichever occurs last. The data bus is latched on
the rising edge of WE# or CE#, whichever occurs first.
©2001 Silicon Storage Technology, Inc.
S71129-02-000 6/01
363
1
The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc.
MPF is a trademark of Silicon Storage Technology, Inc.
These specifications are subject to change without notice.
1 page  
1 Mbit Multi-Purpose Flash
SST39LF100 / SST39VF100
Data Sheet
TABLE 2: PIN DESCRIPTION
Symbol
A15-A0
Pin Name
Address Inputs
DQ15-DQ0 Data Input/output
CE#
OE#
WE#
VDD
VSS
NC
Chip Enable
Output Enable
Write Enable
Power Supply
Ground
No Connection
Functions
To provide memory addresses.
During Sector-Erase A15-A11 address lines will select the sector.
To output data during Read cycles and receive input data during Write cycles.
Data is internally latched during a Write cycle.
The outputs are in tri-state when OE# or CE# is high.
To activate the device when CE# is low.
To gate the data output buffers.
To control the Write operations.
To provide power supply voltage: 3.0-3.6V for SST39LF100
2.7-3.6V for SST39VF100
Unconnected pins.
T2.2 363
TABLE 3: OPERATION MODES SELECTION
Mode
Read
Program
Erase
CE#
VIL
VIL
VIL
OE#
VIL
VIH
VIH
WE#
VIH
VIL
VIL
DQ
DOUT
DIN
X1
Standby
Write Inhibit
Product Identification
Software Mode
VIH X
X VIL
XX
VIL VIL
1. X can be VIL or VIH, but no other value.
X High Z
X High Z/ DOUT
VIH High Z/ DOUT
VIH
Address
AIN
AIN
Sector or Block address,
XXH for Chip-Erase
X
X
X
See Table 4
T3.2 363
©2001 Silicon Storage Technology, Inc.
5
S71129-02-000 6/01 363
5 Page 
1 Mbit Multi-Purpose Flash
SST39LF100 / SST39VF100
Data Sheet
ADDRESS A15-0
CE#
OE#
WE#
DQ6
TOEH
TCE
TOE
FIGURE 6: TOGGLE BIT TIMING DIAGRAM
TOES
TWO READ CYCLES
WITH SAME OUTPUTS
363 ILL F07.1
ADDRESS A15-0
CE#
5555
SIX-BYTE CODE FOR CHIP-ERASE
2AAA
5555
5555
2AAA
5555
TSCE
OE#
WE#
TWP
DQ15-0
XXAA XX55
XX80
XXAA
XX55
XX10
SW0
SW1
SW2
SW3
SW4
SW5
Note: This device also supports CE# controlled Chip-Erase operation. The WE# and CE# signals are
interchageable as long as minimum timings are met. (See Table 10)
X can be VIL or VIH, but no other value.
FIGURE 7: WE# CONTROLLED CHIP-ERASE TIMING DIAGRAM
363 ILL F08.4
©2001 Silicon Storage Technology, Inc.
11
S71129-02-000 6/01 363
11 Page | ||
| Páginas | Total 22 Páginas | |
| PDF Descargar | [ Datasheet SST39VF100.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| SST39VF100 | (SST39VF100 / SST39LF100) 1 Mbit (64K x16) Multi-Purpose Flash | Silicon Storage Technology |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |