|
|
PDF PM37LV512 Data sheet ( Hoja de datos )
| Número de pieza | PM37LV512 | |
| Descripción | 512K-Bit Dual Voltage Multiple-Cycle-Programmable ROM | |
| Fabricantes | PMC-Sierra | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de PM37LV512 (archivo pdf) en la parte inferior de esta página. Total 17 Páginas | ||
|
No Preview Available !
PMC
Pm37LV512
512 Kbit (64K X 8) Dual-Voltage Multiple-Cycle-Programmable ROM
FEATURES
• Low Voltage Operation
- Dual read VCC ranges: 2.7 V to 3.6 V or 4.5 V to
5.5 V
- Program/Erase voltage: V - 2.7 V to 3.6 V and
CC
VPP - 11.5 V to 12.5 V
• High Performance Read
- 70 ns access time
• Electrical Chip Erase and Byte Program
Using EPROM Programmer
- Maximum 20 µs/byte programming
- Maximum 100 ms chip erase
- Do not require UV erase
• Low Power Consumption
- Typical 5 mA active read current
- Typical 18 µA CMOS standby current
• Excellent Product Reliablity
- Guarantee minimum 1,000 program/erase cycles
- Minimum 20 years data retention
• JEDEC Standard Byte-wide Flash Memory
Pin-out
• Industrial Standard Packaging
- 32-pin PLCC
- 32-pin PDIP
- 32-pin VSOP
GENERAL DESCRIPTION
The Pm37LV512 is a 512 Kbit, Multiple-Cycle-Programmable Read-Only-Memory (MCP ROM) organized as 65,563
bytes of 8 bits each. The program and erase operation of device can be done on EPROM programmers by applying
3.0 Volt VCC and 12.0 Volt VPP to A9 and/or OE# pin. This eliminates the need of a UV-Source for erase operation
such as EPROM device. The read operation of device can be in 2.7 Volt to 3.6 Volt or 4.5 Volt - 5.5 Volt range
compatible to either 3.0 Volt or 5.0 Volt systems. The dual read operation ranges can greatly increase application
flexibility for users.
The device has a standard microprocessor interface as well as JEDEC single-power-supply Flash compatible pin-
out. For applications that do not require in-system-programming (ISP) function for firmwire upgrade, the Pm37LV512
offers a direct cost reduction path for Flash memory, i.e. Pm39LV512, without modifying the schematic and board
layout of system.
The Pm37LV512 is manufactured on PMC’s advanced nonvolatile CMOS technology, P-FLASH™. The device is
offered in 32-pin PLCC, VSOP and PDIP packages with access time of 70 ns.
Programmable Microelectronics Corp.
1
Issue Date: Dec, 2002 Rev:1.3
1 page  
PMC
BLOCK DIAGRAM
Pm37LV512
I/O0-I/O7
I/O BUFFERS
WE#
CE#
OE#
COMMAND
REGISTER
A0-A15
CE,OE LOGIC
DATA
LATCH
SENSE
AMP
Y-DECODER
X-DECODER
Y-GATING
MEMORY
ARRAY
DEVICE OPERATION
READ OPERATION
CHIP ERASE
The access of Pm37LV512 is similar as that of EPROM
or Flash Memory. To obtain data at the outputs, three
control functions must be satisfied:
• CE# is the chip enable and should be pulled low
( VIL ).
• OE# is the output enable and should be pulled
low ( VIL).
• WE# is the write enable and should remains high
( VIH ).
BYTE PROGRAMMING
The Pm37LV512 is programmed by using an external
EPROM programmer. The programming mode is acti-
vated by applying 12.0 Volt on OE# pin and VIL on CE#
pin. The byte program operation is completed by assert-
ing WE# to low for 20 µs. A chip erase operation is
required prior to program due to a data “0” can not be
programmed back to a “1” and only erase operation can
convert “0”s to “1”s. The entire chip can be programmed
byte-by-byte by using the byte program algorithmm. Re-
fer to Chart 1. Byte Programming Flowchart and Byte
Program Operations AC Waveforms.
The entire memory array can be erased through a chip
erase operation on an external EPROM programmer.
Pre-program the “1”s cells in the device is not required
prior to chip erase operation. The chip erase operation
is activated by applying 12.0 Volt to OE# and A9 pins
while CE# pin is low. All other address and data pins
are “don’t care”. Chip erase is completed by asserting
WE# pin to low for 100 ms. The falling edge of WE# will
start the chip erase operation. The device will return back
to standby mode after the completion of chip erase. Refer
to Chart 2. Chip Erase Flowchart and Chip Erase
Operations AC Waveforms.
PRODUCT IDENTIFICATION
The hardware product identification mode can be used
by an EPROM programmer to identify the device and
manufacturer for selecting the right programming algo-
rithm for the device. The product identification mode is
activated by applying 12.0 Volt on A9 pin. For details,
please see Bus Operation Modes in Table 1.
Programmable Microelectronics Corp.
5
Issue Date: Dec, 2002 Rev: 1.3
5 Page 
PMC
AC CHARACTERISTICS (CONTINUED)
READ OPERATIONS AC WAVEFORMS
Pm37LV512
ADDRESS
CE#
OE#
WE#
OUTPUT
VCC
OUTPUT TEST LOAD
3.3 V
tVCS
tRC
ADDRESS VALID
tACC tCE
tOE
HIGH Z
tDF
tOH
OUTPUT
VALID
INPUT TEST WAVEFORMS
AND MEASUREMENT LEVEL
1.8 K
1.3 K
OUTPUT PIN
100 pF
3.0 V
Input
0.0 V
1.5 V
AC
Measurement
Level
PIN CAPACITANCE ( f = 1 MHz, T = 25°C )
CIN
COUT
Typ Max Units
4 6 pF
8 12 pF
Note: These parameters are characterized but not 100% tested.
Programmable Microelectronics Corp.
11
Conditions
VIN = 0 V
VOUT = 0 V
Issue Date: Dec, 2002 Rev: 1.3
11 Page | ||
| Páginas | Total 17 Páginas | |
| PDF Descargar | [ Datasheet PM37LV512.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| PM37LV512 | 512K-Bit Dual Voltage Multiple-Cycle-Programmable ROM | PMC-Sierra |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |