|
|
PDF HT27C040 Data sheet ( Hoja de datos )
| Número de pieza | HT27C040 | |
| Descripción | CMOS 512K x 8-Bit OTP EPROM | |
| Fabricantes | Holtek Microelectronics | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de HT27C040 (archivo pdf) en la parte inferior de esta página. Total 9 Páginas | ||
|
No Preview Available !
HT27C040
CMOS 512K´8-Bit OTP EPROM
Features
· Operating voltage: +5.0V
· Programming voltage
- VPP=12.5V±0.2V
- VCC=6.0V±0.2V
· High-reliability CMOS technology
· Latch-up immunity to 100mA from -1.0V to
VCC+1.0V
· CMOS and TTL compatible I/O
· Low power consumption
- Active: 30mA max.
- Standby: 1mA typ.
· 512K´8-bits organization
· Fast read access time: 70ns
· Fast programming algorithm
· Programming time 75ms typ.
· Two line controls (OE and CE)
· Standard product identification code
· Commercial temperature range (0°C to +70°C)
· 32-pin DIP/SOP/PLCC package
General Description
The HT27C040 chip family is a low-power, 4096K
(4,194,304) bits, +5V electrically one-time programma-
ble (OTP) read-only memories (EPROM). Organized
into 512K words with 8 bits per word, it features a fast
single address location programming, typically at 75ms
per byte. Any byte can be accessed in less than 70ns
Block Diagram
with respect to Spec. This eliminates the need for WAIT
states in high-performance microprocessor systems.
The HT27C040 has separate Output Enable (OE) and
Chip Enable (CE) controls which eliminate bus conten-
tion issues.
R ow
A d d re s s
C o lu m n
A d d re s s
CE
OE
X -D e c o d e r
Y -D e c o d e r
CE & OE &
TEST
C o n tr o l L o g ic
C e ll A r r a y
Y - G a tin g
SA CKT
&
O u tp u t B u ffe r
VCC
VSS
VPP
D Q 0~D Q 7
Rev. 1.00
1 April 30, 2001
1 page  
Program verify mode
Verification should be performed on the programmed
bits to determine whether they were correctly pro-
grammed. The verification should be performed with OE
at VIL, and CE at VIH, and VPP at its programming volt-
age.
Auto product identification
The Auto Product Identification mode allows the reading
out of a binary code from an EPROM that will identify its
manufacturer and the type. This mode is intended for
programming to automatically match the device to be
programmed with its corresponding programming algo-
rithm. This mode is functional in the 25°C±5°C ambient
temperature range that is required when programming
the HT27C040.
To activate this mode, the programming equipment
must force 12.0±0.5V on the address line A9 of the
HT27C040. Two identifier bytes may then be se-
quenced from the device outputs by toggling address
line A0 from VIL to VIH, when A1=VIH. All other address
lines must be held at VIH during Auto Product Identifica-
tion mode.
Byte 0 (A0=VIL) represents the manufacturer code, and
byte 1 (A0=VIH), the device code. For HT27C040, these
two identifier bytes are given in the Operation mode
truth table. When A1=VIL, the HT27C040 will read out
the binary code of 7F, continuation code, to signify the
unavailability of manufacturer ID codes.
Read mode
The has two control functions, both of which must be
logically satisfied in order to obtain data at outputs. Chip
Enable (CE) is the power control and should be used for
device selection. Output Enable (OE) is the output con-
trol and should be used to gate data to the output pins,
independent of device selection. Assuming that ad-
dresses are stable, address access time (tACC) is equal
to the delay from CE to output (tCE). Data is available at
the outputs (tOE) after the falling edge of OE, assuming
the CE has been LOW and addresses have been stable
for at least tACC-tOE.
HT27C040
Standby mode
The HT27C040 has CMOS standby mode which re-
duces the maximum VCC current to 10mA. It is placed in
CMOS standby when CE is at VCC±0.3V. The
HT27C040 also has a TTL-standby mode which re-
duces the maximum VCC current to 1.0mA. It is placed
in TTL-standby when CE is at VIH. When in standby
mode, the outputs are in a high-impedance state, inde-
pendent of the OE input.
Two-line output control function
To accommodate multiple memory connections, a
two-line control function is provided to allow for:
· Low memory power dissipation
· Assurance that output bus contention will not occur
It is recommended that CE be decoded and used as the
primary device-selection function, while OE be made a
common connection to the READ line from the system
control bus. This assures that all deselected memory
devices are in their low-power standby mode and that
the output pins are only active when data is desired from
a particular memory device.
System considerations
During the switch between active and standby condi-
tions, transient current peaks are produced on the rising
and falling edges of Chip Enable. The magnitude of
these transient current peaks is dependent on the out-
put capacitance loading of the device. At a minimum, a
0.1mF ceramic capacitor (high frequency, low inherent
inductance) should be used on each device between
VCC and VPP to minimize transient effects. In addition,
to overcome the voltage drop caused by the inductive
effects of the printed circuit board traces on EPROM ar-
rays, a 4.7mF bulk electrolytic capacitor should be used
between VCC and VPP for each eight devices. The lo-
cation of the capacitor should be close to where the
power supply is connected to the array.
Rev. 1.00
5 April 30, 2001
5 Page | ||
| Páginas | Total 9 Páginas | |
| PDF Descargar | [ Datasheet HT27C040.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| HT27C040 | CMOS 512K x 8-Bit OTP EPROM | Holtek Microelectronics |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |