|
|
PDF TLE6232 Data sheet ( Hoja de datos )
| Número de pieza | TLE6232 | |
| Descripción | Smart Six Channel Low-Side Switch | |
| Fabricantes | Infineon Technologies AG | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de TLE6232 (archivo pdf) en la parte inferior de esta página. Total 19 Páginas | ||
|
No Preview Available !
Data Sheet TLE 6232 GP
Smart Six Channel Low-Side Switch
Features
Product Summary
• Short Circuit Protection up to 24 V
•
•
•
Over-temperature Protection
Over-voltage Protection
16 bit Serial Data Input and Diagnostic
Supply voltage
Drain source clamping voltage
Output (2 bit/ch. acc. SPI protocol)
On resistance
• Direct Parallel Control of all six Chan-
nels for PWM Applications
• General Fault Flag
• Low Quiescent Current
Output current (Channel 1-4)
(Channel 5,6)
• Compatible with 3V Micro Controllers
• Electrostatic Discharge (ESD) Protection
• Parallel Inputs High or Low Active Programmable
VS
VDS(AZ)typ.
RON1-4
RON 5,6
ID(NOM)
ID(NOM)
4.5 – 5.5 V
53 V
0.25 Ω
0.45 Ω
2A
1A
Application
• µC Compatible Power Switch for 12 V and 24V Applications
• Switch for Automotive and Industrial System
• Solenoids, Relays and Resistive Loads
• Robotic Controls
P-DSO 36-12
Ordering Code:
General description
Q67007A9397A702
Six Channel Low-Side Switch in Smart Power Technology (SPT) with a
Serial Peripheral Interface (SPI) and six open drain DMOS output stages. The TLE 6232 GP is pro-
tected by embedded protection functions and designed for automotive and industrial applications. The
output stages are controlled via an SPI Interface. Additionally all six channels can be controlled direct
in parallel for PWM applications. Therefore the TLE 6232 GP is particularly suitable for engine man-
agement and powertrain systems.
Block Diagram
PRG
GND VS
RESET VS
FAULT
IN1
IN6
SCLK
SI
CS
SO
as Ch. 1
as Ch. 1
as Ch. 1
as Ch. 1
as Ch. 1
LOGIC
Protection
Functions
Output Stage
16
6
Serial Interface
SPI
16
Output Control
Buffer
6
GND
VBB
OUT1
OUT6
V1.2
Page 1
08.Oct. 2003
1 page  
Data Sheet TLE 6232 GP
Electrical Characteristics
Parameter and Conditions
VS = 4.5 to 5.5 V ; Tj = - 40 °C to + 150 °C ; Reset = H
(unless otherwise specified)
1. Power Supply, Reset
Supply Voltage2
Supply Current
Supply Current in Standby Mode (RESET = L)
Minimum Reset Duration
2. Power Outputs
ON Resistance VS = 5 V; ID = 1 A
Channel 1-4
ON Resistance VS = 5 V; ID = 500 mA
Channel 5,6
TJ = 25°C
TJ = 150°C
TJ = 25°C
TJ = 150°C
Output Clamping Voltage
Output OFF
Current Limit Channel 1-4
Current Limit Channel 5,6
Output Leakage Current
VReset = L
Turn-On Time
Ch 1-4 ID = 2 A, resistive load
Ch 5,6 ID = 1 A, resistive load
Turn-Off Time
Ch 1-4 ID = 2 A, resistive load
Ch 5,6 ID = 1 A, resistive load
Switch-On Slew Rate (resistive load)
Switch-Off Slew Rate (resistive load)
3. Digital Inputs
Input Low Voltage
Input High Voltage
Input Voltage Hysteresis
Input Pull Down/Up Current (IN1 ... IN6)
Input Pull Up Current (Reset)
Input Pull Down Current (PRG)
Input Pull Up Current ( CS , SI, SCLK)
4. Digital Outputs (SO, FAULT )
SO High State Output Voltage
ISOH = -2 mA
SO Low State Output Voltage
ISOL = 2 mA
Output Tri-state Leakage Current CS = H, 0 ≤ VSO ≤ VS
FAULT Output Low Voltage
IFAULT = 2 mA
Symbol Values
min typ
Unit
max
VS 4.5 -- 5.5 V
IS -- -- 10 mA
IS(stdy) -- -- 10 µA
tReset,min
1
-- --
µs
RDS(ON)
--
--
0.25 0.28
-- 0.5
Ω
RDS(ON)
--
--
0.45 0.55
-- 1
Ω
VDS(AZ) 45 53 60
ID(lim) 1-4
3
4
ID(lim) 5,6 1.5 2
6
3
ID(lkg)
-- -- 10
tON -- 5 10
V
A
µA
µs
tOFF -- 5 10 µs
son 1 4 20 V/µs
son 1 4 20 V/µs
VINL
VINH
VINHys
IIN(1..6)
IIN(Res)
IIN(PRG)
IIN(SI,SCLK)
- 0.3
2.0
100
10
10
10
10
-- 1.0
-- --
200 400
20 50
20 50
20 50
20 50
V
V
mV
µA
µA
µA
µA
VSOH
VSOL
ISOlkg
VFAULTL
VS - 1
--
-10
--
--
--
0
--
-- V
0.4 V
10 µA
0.4 V
2 For VS < 4.5V the power stages are switched according the input signals and data bits or are definitely switched
off. This under-voltage reset gets active at VS = 3V (typ. value) and is specified by design.
V1.2
Page 5
08.Oct. 2003
5 Page 
Data Sheet TLE 6232 GP
- DIAG_REG: 16-bit (2 byte) length. Contains the diagnostic information (2 bits per chan-
nel), a common over-temperature bit and a common fault bit.
Registers MUX_REG and SCON_REG are writeable as well as readable from the microcon-
troller. The DIAG_REG can only be read from the µC.
This leads to five different control bytes which are recognized by the IC. The following table
shows the different modes.
MSB
LSB MSB
LSB
WR_SCON SI:
SO:
H L L H H L X X D6 D5 D4 D3 D2 D1 X X
Z Z F OT DIA6 DIA5 DIA4 DIA3 DIA2 DIA1
Write to SCON Register.
RD_SCON SI:
SO:
HLLHLHXX
Z Z F OT DIA6 DIA5
X X X X X X X X Read SCON Register
SCON6 .. . SCON1 H H
WR_MUX SI:
SO:
HLHLHLXX
Z Z F OT DIA6 DIA5
M6 M5 M4 M3 M2 M1 X X
DIA4 DIA3 DIA2 DIA1
Write to MUX Register.
RD_MUX SI:
H L H L L H X X X X X X X X X X Read MUX Register
SO: Z Z F OT DIA6 DIA5
MUX6 . . MUX1 H H
RD_DIAG
SI:
SO
HLLLLL XX
Z Z F OT DIA6 DIA5
X X X X X X X X Read DIAG Register
DIA4 DIA3 DIA2 DIA1
SI Control Byte
SI Data Byte
Note:
’X’ means ’don’t care’, because data will be ignored
’Dx’ represents the serial data bits, either being H (= OFF) or L (= ON)
’Mx’ enables parallel control of channel x H (=parallel) or L (=serial)
’Z’ means tri-state
’F’ is the common fault flag
’OT’ is the common over-temperature flag
’DIAx’ is the 2 bit diagnosis information per channel
All other possible control bytes will lead to an ignorance of the data bits, but the full diagnosis
information (like RD_DIAG command) is provided at the SO line. A reset of all fault registers
(and OT bit) the will only be done if the RD_DIAG command was clocked in.
Characteristics of the SPI Interface
If the slave select signal at CS is High or bit 7 and bit 6 of the instruction byte differ from „1“
and „0“, the state machine is set on default condition, i.e. the state machine expects an in-
struction.
If the 5V-reset (RESET) is active, the SPI output SO is switched into tri-state.
In order to increase the possible number of SPI participants on one and the same CS signal,
bits 7 and 6 of the instruction byte are fixed as shown above. While receiving the first two bits
of the instruction byte the data output SO has to be in tri-state. After having received the first
two bits TLE6232 has to decide if it is addressed (bit 7 = high, bit 6 = low). In this case the re-
maining 6 bits of the instruction byte and the data byte are accepted and the diagnostic feed-
back respectively the data byte content (MUX, SCON) is sent to the microcontroller. Otherwise
instruction and data bits are rejected and SO remains in tri-state.
On a reading access the bit pattern of the data byte at the SPI input SI will be ignored. The
first SO byte sent out simultaneously by the TLE 6232 GP always contains the common fault
bit, the over-temperature bit and the diagnostic information of channels 6 and 5 (2 bits each).
Depending on the SI control byte, the second SO byte contains the requested information.
V1.2
Page 11
08.Oct. 2003
11 Page | ||
| Páginas | Total 19 Páginas | |
| PDF Descargar | [ Datasheet TLE6232.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| TLE6230 | Smart Octal Low-Side Switch | Infineon Technologies AG |
| TLE6230GP | Smart Octal Low-Side Switch | Infineon Technologies AG |
| TLE6232 | Smart Six Channel Low-Side Switch | Infineon Technologies AG |
| TLE6232GP | Smart Six Channel Low-Side Switch | Infineon Technologies AG |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |