DataSheet.es    


PDF CY7C960-ASC Data sheet ( Hoja de datos )

Número de pieza CY7C960-ASC
Descripción Low Cost VMEbus Interface Controller Family
Fabricantes Advanced Analogic Technologies 
Logotipo Advanced Analogic Technologies Logotipo



Hay una vista previa y un enlace de descarga de CY7C960-ASC (archivo pdf) en la parte inferior de esta página.


Total 10 Páginas

No Preview Available ! CY7C960-ASC Hoja de datos, Descripción, Manual

fax id: 5603
CY7C960
CY7C961
Features
• 80-Mbyte-per-second block transfer rates
• All VME64 transactions provided, including A64/D64,
A40/MD32 transfers
• Auto Slot ID
• CR/CSR space
• All standard (Rev C) VMEbus transactions implemented
• VMEbus Interrupter
• No local CPU required
• Programmable from VMEbus, serial PROM, or local bus
• DRAM controller, including refresh
• On-chip DMA controller
• Local I/O controller
• Flexible VMEbus address scheme
• User-configured VMEbus response
• 64-pin TQFP, 10x10mm (CY7C960)
• 100-pin TQFP, 14x14mm (CY7C961)
Low Cost VMEbus Interface
Controller Family
Functional Description
The CY7C960 Slave VMEbus Interface Controller provides the
board designer with an integrated, full-featured VME64 inter-
face. This 64-pin device can be programmed to handle every
transaction defined in the VME64 specification. The CY7C961
is based upon the CY7C960: additional features include Re-
mote Master capability whereby the CY7C961 can be com-
manded to move data as a VMEbus master. The CY7C961 is
packaged in a 100-pin outline.
The CY7C960 contains all the circuitry needed to control large
DRAM arrays and local I/O circuitry without the intervention of
a local CPU. There are no registers to read or write, no com-
plex command blocks to be constructed in memory. The
CY7C960 simply fetches its own configuration parameters
during the power-on reset period. After reset the CY7C960
responds appropriately to VMEbus activity and controls local
circuitry transparently.
CY7C960 Logic Block Diagram
AM [5:0]
SYSRESET*
CLK
AS*
DS0*
DS1*
DTACK*
WRITE*
IRQ*
IACK*
IACKIN*
IACKOUT*
REGION [3:0]
REGION/
AM TABLE
POWER-ON
RESET
GENERATOR
CY7C964 CONTROLLER
LOCAL ADDRESS
CONTROLLER
TIMING
GENERATOR
CHIP SELECT
OUTPUT PATTERN
TABLE
VME CONTROL
INTERFACE
VME INTERRUPT
INTERFACE
REFRESH
CONTROLLER
DRAM
CONTROLLER
DATABYTE
LANE
DECODER
DATA BYTE
ENABLE
CONTROLLER
LOCAL
CONTROL
CIRCUIT
LA [7:1]
L WORD
CS[5:0]
DBE [3:0]
LACK*
LDEN*
PREN*
SWDEN*
R/W
c960–1
Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600
December 1994 – Revised December 4, 1997

1 page




CY7C960-ASC pdf
CY7C960
CY7C961
DC Specifications - VMEbus Signals AS*, DS1*, DS0*, DTACK*, BBSY
Parameter
VIH
VIL
VOH
VOL
IL
VIK
IOZ
Description
Minimum High-Level
Input Voltage
Maximum Low-Level
Input Voltage
Minimum High-Level
Output Voltage
Maximum Low-Level
Output Voltage
Maximum Input
Leakage Current
Input Clamp Voltage
Maximum Output
Leakage Current
Test Conditions
VCC = Min.,
IOH =
VCC = Min.,
IOL =
VCC = Max.,
GND < VIN < VCC
VCC = Min., IIN = –18 mA
VCC = Max.
GND < VOUT < VCC
Outputs Disabled
Comm. Industrial
2.0 2.0
0.8 0.8
2.4
–16 mA
0.6
64 mA
±5
2.4
–10 mA
0.6
60 mA
±5
–1.2
±10
–1.2
±10
Military
2.0
0.8
2.4
–9 mA
0.6
52 mA
±5
–1.2
±10
Units
V
V
V
V
µA
V
µA
DC Specifications - VMEbus Signals AM5, AM4, AM3, AM2, AM1, AM0, IRQ*, BERR*, Write, BR[1]
Parameter
VIH
VIL
VOH
VOL
IL
VIK
IOZ
Description
Test Conditions
Maximum High-Level
Input Voltage
Maximum Low-Level
Input Voltage
Minimum High-Level
Output Voltage
Minimum Low-Level
Output Voltage
Maximum Input
Leakage Current
Input Clamp Voltage
Maximum Output
Leakage Current
VCC = Min.,
IOH =
VCC = Min.,
IOL =
VCC = Max.,
GND < VIN < VCC
VCC = Min., IIN = –18 mA
VCC = Max.
GND < VOUT < VCC
Outputs Disabled
Comm. Industrial Military Units
2.0 2.0 2.0 V
0.8 0.8 0.8 V
2.4
–16 mA
0.6
48 mA
±5
2.4
–10 mA
0.6
44 mA
±5
2.4
–9 mA
0.6
38 mA
±5
V
V
µA
–1.2
±5
–1.2
±5
–1.2
±10
V
µA
DC Specifications - All Other Output Signals[2]
Parameter
Description
Test Conditions
Comm. Industrial
VIH Maximum High-Level
Input Voltage
2.0 2.0
VIL Maximum Low-Level
Input Voltage
0.8 0.8
VOH Minimum High-Level VCC = Min.,
Output Voltage
IOH =
VOL Minimum Low-Level VCC = Min.,
Output Voltage
IOL =
IL
Maximum Input
VCC = Max.,
Leakage Current
GND < VIN < VCC
VIK Input Clamp Voltage VCC = Min., IIN = –18 mA
IOZ
Maximum Output
VCC = Max.
Leakage Current
GND < VOUT < VCC
Outputs Disabled
2.4
–16 mA
0.6
20 mA
±5
–1.2
±5
2.4
–10 mA
0.6
18 mA
±5
–1.2
±5
Notes:
1. The BERR* signal has an on-chip pull-up resistor. For this signal the IOZ value is modified by Pullup/Pulldown Current.
2. Some signals have an on-chip pull-up or pull-down resistors. For these signals IOZ value is modified.
Military
2.0
0.8
2.4
–9 mA
0.6
16 mA
±5
–1.2
±10
Units
V
V
V
V
µA
V
µA
5

5 Page










PáginasTotal 10 Páginas
PDF Descargar[ Datasheet CY7C960-ASC.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
CY7C960-ASCLow Cost VMEbus Interface Controller FamilyAdvanced Analogic Technologies
Advanced Analogic Technologies

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar