|
|
PDF CXP85632 Data sheet ( Hoja de datos )
| Número de pieza | CXP85632 | |
| Descripción | CMOS 8-bit Single Chip Microcomputer | |
| Fabricantes | Sony Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de CXP85632 (archivo pdf) en la parte inferior de esta página. Total 22 Páginas | ||
|
No Preview Available !
CXP85632/85640
CMOS 8-bit Single Chip Microcomputer
For the availability of this product, please contact the sales office.
Description
The CXP85632/85640 is a CMOS 8-bit micro-
64 pin SDIP (PIastic)
64 pin QFP (PIastic)
computer which consists of A/D converter, serial
interface, timer/counter, time-base timer, closed
caption decoder, data slicer, on-screen display
function, I2C bus interface, PWM output, remote
control receiver, HSYNC counter and watchdog
timer as well as basic configuration like 8-bit CPU,
ROM, RAM and I/O port.
Also this IC provides power-on reset function and
sleep function which enables to lower power
consumption.
Structure
Silicon gate CMOS IC
Features
• A wide instruction set (213 instructions) to cover various types of data.
— 16-bit arithmetic/multiplication and division/boolean bit operation instructions
• Minimum instruction cycle 333ns at 12MHz operation
• Incorporated ROM
32K bytes (CXP85632)
40K bytes (CXP85640)
• Incorporated RAM
1888 bytes
(excluding the closed caption decoder and on-screen display VRAM)
• Peripheral functions
— A/D converter
8 bits, 6 channels, successive approximation method
(Conversion time of 26.7µs/12MHz)
— Serial interface
8-bit clock, sync type, 1 channel
— Timer
8-bit timer, 8-bit timer/counter, 19-bit time-base timer
— Closed caption decoder
Incorporated decode slicer,
conforming to FCC, 8 × 13 dots, 192 character types, 15 character colors,
4 lines of 34 characters, italic, underline, vertical scroll,
15 frame background colors/half blanking
— On-screen display (OSD) function
12 × 16 dots, 128 character types, 15 character colors, 4 lines of 24 characters,
8 frame background colors/half blanking, edging per line (half dot), vertical scroll
jitter elimination circuit
— I2C bus interface
— PWM output
8 bits, 4 channels
— Remote control receiver circuit
Incorporated 6-stage FIFO 8-bit pulse measurement counter
— HSYNC counter
2 channels
— Watchdog timer
• Interruption
15 factors, 15 vectors, multi-interruption possible
• Standby mode
SLEEP
• Package
64-pin plastic SDIP/QFP
• Piggyback/evaluation chip CXP85690 64-pin ceramic PSDIP (accommodates custom font)
Purchase of Sony's I2C components conveys a license under the Philips I2C Patent Rights to use these components
in an I2C system, provided that the system conform to the I2C Standard Specifications as defined by Philips.
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
–1–
E95510-PS
1 page  
CXP85632/85640
Pin Functions
Pin name
PA0/AN0
to
PA5/AN5
PA6/VSYNC
PA7/HSYNC
PB0 to PB6
PB7/INT1
I/O Functions
I/O/Analog input
(Port A)
8-bit I/O port. I/O
can be set in a unit
I/O/Input
of single bits.
I/O/Input
(8 pins)
Analog inputs to A/D converter. (6 pins)
OSD display vertical sync signal input.
OSD display horizontal sync signal input.
I/O
I/O/Input
(Port B)
8-bit I/O port. I/O can be set in a unit of single bits.
(8 pins)
Input for external interruption request. Active at
the falling edge.
PC0 to PC7
I/O
(Port C)
8-bit I/O port. I/O can be set in a unit of single bits. (8 pins)
PD0/INT2
I/O/Input
PD1/SCK
PD2/SO
PD3/SI
PD4/HS0
PD5/HS1
PD6/RMC
PD7/EC
PE0/TO
PE1
I/O/I/O
I/O/Output
I/O/Input
I/O/Input
I/O/Input
I/O/Input
I/O/Input
I/O/Output
I/O
PE2/INT0
I/O/Input
PF0/PWM0
to
PF3/PWM3
Output/Output
PF4/SCL0
PF5/SCL1
Output/I/O
PF6/SDA0
PF7/SDA1
Output/I/O
R, G, B, I, YS, YM Output
Input for external interruption request. Active at
the falling edge.
(Port D)
8-bit I/O port. I/O
can be set in a unit
of single bits.
Capable of driving
12mA sync current.
(8 pins)
Serial clock I/O.
Serial data output.
Serial data input.
HSYNC counter (CH0) input.
HSYNC counter (CH1) input.
Remote control receiver circuit input.
External event input for timer/counter.
(Port E)
3-bit I/O port. I/O
can be set in a unit
of single bits.
(3 pins)
Rectangular wave output for timer/counter.
Input for external interruption request.
Active at the falling edge.
(Port F)
8-bit output port
with large current
(12mA) N-ch open
drain output.
Lower 4 bits are
12V drive and upper
4 bits are 5V drive.
8-bit PWM outputs.
(4 pins)
Transfer clock I/O for I2C bus interface. (2 pins)
Transfer data I/O for I2C bus interface. (2 pins)
OSD display 6-bit outputs. (6 pins)
–5–
5 Page 
CXP85632/85640
Absolute Maximum Ratings
(Vss = 0V reference)
Item
Symbol
Ratings
Unit
Remarks
Supply voltage
Input voltage
Output voltage
VDD
VIN
VOUT
–0.3 to +7.0
–0.3 to +7.0∗1
–0.3 to +7.0∗1
V
V
V
Medium voltage tolerance output voltage VOUTP
–0.3 to +15.0
V PF0 to PF3 pins
High level output current
High level total output current
IOH
ΣIOH
–5 mA
–50 mA Total of all output pins
Low level output current
IOL
15
mA
Excludes large current output
port (value per pin)
IOLC
20
mA
Large current output port
(value per pin∗2)
Low level total output current
ΣIOL 100 mA Total of all output pins
Operating temperature
Topr
–20 to +75
°C
Storage temperature
Tstg
–55 to +150
°C
Allowable power dissipation
1000
mW SDIP
PD
600 mW QFP
∗1 VIN and VOUT should not exceed VDD + 0.3V.
∗2 The large current output port is Port D (PD) and Port F (PF).
Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should
better take place under the recommended operating conditions. Exceeding those conditions may
adversely affect the reliability of the LSI.
Recommended Operating Conditions
(Vss = 0V reference)
Item
Symbol Min.
Max. Unit
Remarks
4.5
5.5
V
Guaranteed operation range for 1/2 or 1/4
frequency dividing mode
Supply voltage
VDD
3.5
2.5
5.5
V
Guaranteed operation range for 1/16
frequency dividing or SLEEP mode
5.5 V Guaranteed data hold range for STOP mode∗1
Data slicer supply
voltage
High level
input voltage
Low level
input voltage
CVDD
4.5
5.5 V ∗5
VIH 0.7VDD VDD
V ∗2
VIHS
0.8VDD
VDD
V ∗3
VIHEX VDD – 0.4 VDD + 0.3 V EXTAL pin∗4
VIL
0
0.3VDD
V ∗2
VILS
0
0.2VDD
V ∗3
VILEX
–0.3
0.4
V EXTAL pin∗4
Operating temperature Topr
–20
+75 °C
∗1 This device does not enter in the STOP mode.
∗2 PA, PB, PC, PE0, PE1, SCL0, SCL1, SDA0, SDA1 pins.
∗3 INT2, SCK, SO, SI, HS0, HS1, RMC, EC, INT1, HSYNC, VSYNC, RST pins.
∗4 Specifies only during external clock input.
∗5 CVDD and VDD should be set to the same voltage.
– 11 –
11 Page | ||
| Páginas | Total 22 Páginas | |
| PDF Descargar | [ Datasheet CXP85632.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| CXP85632 | CMOS 8-bit Single Chip Microcomputer | Sony Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |