DataSheet.es    


PDF GS2962 Data sheet ( Hoja de datos )

Número de pieza GS2962
Descripción 3G/HD/SD-SDI Serializer
Fabricantes GENNUM　
Logotipo GENNUM Logotipo



Hay una vista previa y un enlace de descarga de GS2962 (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! GS2962 Hoja de datos, Descripción, Manual

GS2962 3G/HD/SD-SDI Serializer with Complete SMPTE Video Support
Key Features
• Operation at 2.970Gb/s, 2.970/1.001Gb/s, 1.485Gb/s,
1.485/1.001Gb/s and 270Mb/s
• Supports SMPTE 425M (Level A and Level B), SMPTE
424M, SMPTE 292, SMPTE 259M-C and DVB-ASI
• Integrated Cable Driver
• Integrated, low noise VCO
• Integrated Narrow-Bandwidth PLL
• Ancillary data insertion
• Optional conversion from SMPTE 425M Level A to
Level B for 1080p 50/60 4:2:2 10-bit
• Parallel data bus selectable as either 20-bit or 10-bit
• SMPTE video processing including TRS calculation and
insertion, line number calculation and insertion, line
based CRC calculation and insertion, illegal code
re-mapping, SMPTE 352M payload identifier
generation and insertion
• GSPI host interface
• 1.2V digital core power supply, 1.2V and 3.3V analog
power supplies, and selectable 1.8V or 3.3V I/O power
supply
• -20ºC to +85ºC operating temperature range
• Low power operation (typically at 400mW, including
Cable Driver)
• Small 11mm x 11mm 100-ball BGA package
• Pb-free and RoHS compliant
Applications
Application: Single Link (3G-SDI)
to Dual Link (HD-SDI) Converter
3G-SDI
EQ
GS2974
GS2960
10-bit
HV F/PCLK
HV F/PCLK
10-bit
GS2962
GS2962
HD-SDI
Link A
HD-SDI
Link B
HD-SDI
Link A
EQ
GS2974B
HD-SDI
Link B
EQ
GS2974B
Application: Dual Link (HD-SDI)
to Single Link (3G-SDI) Converter
HD-SDI
Deserializer
(GS1559 or
GS2970)
10-bit
HV F/PCLK
FIFO
WR
HD-SDI
Deserializer
(GS1559 or
GS2970)
10-bit
HV F/PCLK
FIFO
WR
10-bit
HV F/PCLK
10-bit
GS2962
3G-SDI
GS4910
HVF
X TAL
Description
The GS2962 is a complete SDI Transmitter, generating a
SMPTE 424M, SMPTE 292, SMPTE 259M-C or DVB-ASI
compliant serial digital output signal.
The integrated narrow-BW PLL allows the device to accept
parallel clocks with high input jitter, and still provide a
SMPTE compliant serial digital output.
The device can operate in four basic user selectable modes:
SMPTE mode, DVB-ASI mode, Data-Through mode, or
Standby mode.
In SMPTE mode, the GS2962 performs all SMPTE
processing features. Both SMPTE 425M Level A and Level B
formats are supported with optional conversion from Level
A to Level B for 1080p 50/60 4:2:2 10-bit.
In DVB-ASI mode, the device will perform 8b/10b encoding
prior to transmission.
In Data-Through mode, all SMPTE and DVB-ASI processing
is disabled. The device can be used as a simple parallel to
serial converter.
The device can also operate in a lower power Standby
mode. In this mode, no signal is generated at the output.
The GS2962 integrates a fully SMPTE-compliant Cable
Driver for SMPTE 259M-C, SMPTE 292 and SMPTE 424M
interfaces. It features automatic dual slew-rate selection,
depending on 3Gb/s or HD or SD operational requirements.
GS2962 3G/HD/SD-SDI Serializer with Complete
SMPTE Video Support
Data Sheet
48005 - 7
October 2010
www.gennum.com
1 of 82

1 page




GS2962 pdf
List of Figures
Figure 3-1: Differential Output Stage....................................................................................................... 21
Figure 3-2: Digital Input Pin ........................................................................................................................ 21
Figure 3-3: Digital Input Pin with Schmitt Trigger............................................................................... 22
Figure 3-4: Digital Input Pin with weak pull-down............................................................................. 22
Figure 3-5: Digital Input Pin with weak pull-up................................................................................... 23
Figure 3-6: Bidirectional Digital Input/Output Pin with programmable drive strength......... 23
Figure 3-7: Bidirectional Digital Input/Output Pin with programmable drive strength ........ 24
Figure 3-8: VBG .............................................................................................................................................. 24
Figure 3-9: Loop Filter .................................................................................................................................. 25
Figure 4-1: GS2962 Video Host Interface Timing Diagrams ............................................................ 27
Figure 4-2: H:V:F Output Timing - 3G Level A and HDTV 20-bit Mode ...................................... 32
Figure 4-3: H:V:F Output Timing - 3G Level A and HDTV 10-bit Mode
3G Level B 20-bit Mode, each 10-bit stream ......................................................................................... 32
Figure 4-4: H:V:F Output Timing - 3G Level B 10-bit Mode ............................................................. 32
Figure 4-5: H:V:F Input Timing - HD 20-bit Input Mode ................................................................... 32
Figure 4-6: H:V:F Input Timing - HD 10-bit Input Mode ................................................................... 33
Figure 4-7: H:V:F Input Timing - SD 20-bit Mode ............................................................................... 33
Figure 4-8: H:V:F Input Timing - SD 10-bit Mode ............................................................................... 33
Figure 4-9: H:V:DE Input Timing 1280 x 720p @ 59.94/60 (Format 4) ........................................ 35
Figure 4-10: H:V:DE Input Timing 1920 x 1080i @ 59.94/60 (Format 5) ..................................... 35
Figure 4-11: H:V:DE Input Timing 720 (1440) x 480i @ 59.94/60 (Format 6&7) ....................... 36
Figure 4-12: H:V:DE Input Timing 1280 x 720p @ 50 (Format 19) ................................................ 36
Figure 4-13: H:V:DE Input Timing 1920 x 1080i @ 50 (Format 20) ............................................... 37
Figure 4-14: H:V:DE Input Timing 720 (1440) x 576 @ 50 (Format 21&22) ................................ 38
Figure 4-15: H:V:DE Input Timing 1920 x 1080p @ 59.94/60 (Format 16) ................................. 38
Figure 4-16: H:V:DE Input Timing 1920 x 1080p @ 50 (Format 31) .............................................. 39
Figure 4-17: H:V:DE Input Timing 1920 x 1080p @ 23.94/24 (Format 32) ................................. 39
Figure 4-18: H:V:DE Input Timing 1920 x 1080p @ 25 (Format 33) .............................................. 40
Figure 4-19: H:V:DE Input Timing 1920 x 1080p @ 29.97/30 (Format 34) ................................. 40
Figure 4-20: ORL Matching Network, BNC and Coaxial Cable Connection ............................... 58
Figure 4-21: GSPI Application Interface Connection ........................................................................ 62
Figure 4-22: Command Word Format ..................................................................................................... 62
Figure 4-23: Data Word Format ................................................................................................................ 63
Figure 4-24: Write Mode .............................................................................................................................. 64
Figure 4-25: Read Mode ............................................................................................................................... 64
Figure 4-26: GSPI Time Delay .................................................................................................................... 64
Figure 4-27: Reset Pulse ............................................................................................................................... 76
Figure 7-1: Pb-free Solder Reflow Profile .............................................................................................. 81
GS2962 3G/HD/SD-SDI Serializer with Complete
SMPTE Video Support
Data Sheet
48005 - 7
October 2010
5 of 82

5 Page





GS2962 arduino
Table 1-1: Pin Descriptions (Continued)
Pin
Number
E3, E4
Name
Timing
Type
RATE_SEL0,
RATE_SEL1
Input
Description
CONTROL SIGNAL INPUT.
Signal levels are LVCMOS/LVTTL compatible.
Used to configure the operating data rate.
RATE_SEL0
0
RATE_SEL1
0
Data Rate
1.485 or 1.485/1.001Gb/s
0 1 2.97 or 2.97/1.001Gb/s
1X
270Mb/s
E7 TDI
E8 TMS
E10
F1, F2, H1,
H2, J1, J2,
J3, K1, K2,
K3
CD_VDD
DIN[9:0]
F3 DETECT_TRS
Input
COMMUNICATION SIGNAL INPUT.
Signal levels are LVCMOS/LVTTL compatible.
Dedicated JTAG pin.
Test data in.
This pin is used to shift JTAG test data into the device when the
JTAG/HOST pin is LOW.
Input
COMMUNICATION SIGNAL INPUT.
Signal levels are LVCMOS/LVTTL compatible.
Dedicated JTAG pin.
Test mode start.
This pin is JTAG Test Mode Start, used to control the operation of
the JTAG test when the JTAG/HOST pin is LOW.
Input Power Power for the serial digital cable driver. Connect to 3.3V DC analog.
Input
PARALLEL DATA BUS.
Signal levels are LVCMOS / LVTTL compatible.
In 10-bit mode, these pins are not used.
20-bit mode
20BIT/10BIT = HIGH
Data Stream 2/Chroma data input in
SMPTE mode SMPTE_BYPASS = HIGH
DVB_ASI = LOW
Data input in data through mode
SMPTE_BYPASS = LOW
DVB_ASI = LOW
Not Used in DVB-ASI mode
SMPTE_BYPASS = LOW
DVB_ASI = HIGH
10-bit mode
20BIT/10BIT = LOW
Not used.
Input
CONTROL SIGNAL INPUT.
Signal levels are LVCMOS / LVTTL compatible.
Used to select external HVF timing mode or TRS extraction timing
mode.
When DETECT_TRS is LOW, the device extracts all internal timing
from the supplied H:V:F or CEA-861 timing signals, dependent on
the status of the TIM861 pin.
When DETECT_TRS is HIGH, the device extracts all internal timing
from TRS signals embedded in the supplied video stream.
GS2962 3G/HD/SD-SDI Serializer with Complete
SMPTE Video Support
Data Sheet
48005 - 7
October 2010
11 of 82

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet GS2962.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
GS2960AHD SD SDI ReceiverSemtech
Semtech
GS2961ReceiverGennum
Gennum
GS2961AHD SD SDI ReceiverSemtech
Semtech
GS29623G/HD/SD-SDI SerializerGENNUM
GENNUM

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

 Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

 Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar