|
|
PDF EM48AM3284LBB Data sheet ( Hoja de datos )
| Número de pieza | EM48AM3284LBB | |
| Descripción | 512Mb (4M x 4Bank x 32) Mobile Synchronous DRAM | |
| Fabricantes | Eorex | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de EM48AM3284LBB (archivo pdf) en la parte inferior de esta página. Total 22 Páginas | ||
|
No Preview Available !
Revision History
Revision 0.1 (May. 2010)
- First release.
Revision 0.2 (Sep. 2010)
- Delete CL=2 parameters
- Input Leakage Current = -2μA ~ +2μA
- Change Supply Voltage Rating = -0.5 ~ +2.3
- Delete Deep Power Down Mode
- Change AC timing paramters: tRC & tIS
Revision 0.3 (Nov. 2010)
- Change clock input capacitance value
EM48AM3284LBB
Nov. 2010
www.eorex.com
1/22
1 page  
Pin Description (Simplified)
EM48AM3284LBB
Pin
J1
J8
J2
G8,G9,F7,F3,G1,
G2,G3,H1,H2,J3,
G7,H9,H3
J7,H8
J9
K7
K8
K9,K1,F8,F2
R8,N7,R9,N8,P9,
M8,M7,L8,L2,M3,
M2,P1,N2,R1,N3,
R2,E8,D7,D8,B9,
C8,A9,C7,A8,A2,
C3,A1,C2,B1,D2,
D3,E2
A7,F9,L7,R7/
A3,F1,L3,R3
B2,B7,C9,D9,E1,
L1,M9,N9,P2/B8,
B3,C1,D1,E9,L9,
M1,N1,P8
E3,E7,H7,K2,
K3
Name
CLK
/CS
CKE
A0~A12
BA0,BA1
/RAS
/CAS
/WE
DQM0~DQM3
DQ0~DQ31
VDD/VSS
VDDQ/VSSQ
NC
Function
(System Clock)
Master clock input (Active on the positive rising edge)
(Chip Select)
Selects chip when active
(Clock Enable)
Activates the CLK when “H” and deactivates when “L”.
CKE should be enabled at least one cycle prior to new
command. Disable input buffers for power down in standby.
(Address)
Row address (A0 to A12) is determined by A0 to A12 level at
the bank active command cycle CLK rising edge.
CA (CA0 to CA8) is determined by A0 to A8 level at the read or
write command cycle CLK rising edge.
And this column address becomes burst access start address.
A10 defines the pre-charge mode. When A10= High at the
pre-charge command cycle, all banks are pre-charged.
But when A10= Low at the pre-charge command cycle, only the
bank that is selected by BA is pre-charged.
(Bank Address)
Selects which bank is to be active.
(Row Address Strobe)
Latches Row Addresses on the positive rising edge of the CLK
with /RAS “L”. Enables row access & pre-charge.
(Column Address Strobe)
Latches Column Addresses on the positive rising edge of the
CLK with /CAS low. Enables column access.
(Write Enable)
Latches Column Addresses on the positive rising edge of the
CLK with /CAS low. Enables column access.
(Data Input/Output Mask)
DQM controls I/O buffers.
(Data Input/Output)
DQ pins have the same function as I/O pins on a conventional
DRAM.
(Power Supply/Ground)
VDD and VSS are power supply pins for internal circuits.
(Power Supply/Ground)
VDDQ and VSSQ are power supply pins for the output buffers.
(No Connection)
This pin is recommended to be left No Connection on the
device.
Nov. 2010
www.eorex.com
5/22
5 Page 
Simplified State Diagram
EM48AM3284LBB
Nov. 2010
11/22
www.eorex.com
11 Page | ||
| Páginas | Total 22 Páginas | |
| PDF Descargar | [ Datasheet EM48AM3284LBB.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| EM48AM3284LBA | 512Mb (4M X 4Bank X 32) Synchronous DRAM |  eorex |
| EM48AM3284LBB | 512Mb (4M x 4Bank x 32) Mobile Synchronous DRAM | Eorex |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |