|
|
PDF EDW2032BBBG Data sheet ( Hoja de datos )
| Número de pieza | EDW2032BBBG | |
| Descripción | 2G bits GDDR5 SGRAM | |
| Fabricantes | Elpida | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de EDW2032BBBG (archivo pdf) en la parte inferior de esta página. Total 17 Páginas | ||
|
No Preview Available !
DATA SHEET
2G bits GDDR5 SGRAM
EDW2032BBBG (64M words x 32 bits)
Specifications
Features
• Density: 2G bits
• Organization
— 4Mbit x 32 I/O x 16 banks
— 8Mbit x 16 I/O x 16 banks
• Package
— 170-ball FBGA
— Lead-free (RoHS compliant) and Halogen-free
• Power supply:
— VDD: 1.6V/1.5V ± 3% and 1.35V ± 3%
— VDDQ: 1.6V/1.5V ± 3% and 1.35V ± 3%
• Data rate: 7.0Gbps/6.0Gbps/5.0Gbps (max.)
• 16 internal banks
• Four bank groups for tCCDL = 3tCK
• 8n prefetch architecture: 256 bit per array Read or
Write access for x32; 128 bit for x16
• Burst length (BL): 8 only
• Programmable CAS latency: 6 to 20
• Programmable Write latency: 3 to 7
• Programmable CRC READ latency: 1 to 3
• Programmable CRC WRITE latency: 8 to 14
• Programmable EDC hold pattern for CDR
• Precharge: auto precharge option for each burst
access
• Refresh: auto-refresh, self-refresh
• Refresh cycles: 16384 cycles/32ms
• Interface: Pseudo open drain (POD-15)
• On-die termination (ODT): nom. values of 60Ω or 120Ω
• Pseudo open drain (POD-15) compatible outputs
— 40Ω pulldown
— 60Ω pullup
• ODT and output driver strength auto-calibration with
external resistor ZQ pin (120Ω)
• Programmable termination and driver strength offsets
• Selectable external or internal VREF for data inputs;
programmable offsets for internal VREF
• Separate external VREF for address / command inputs
• Operating case temperature range
— TC = 0°C to +95°C
• x32/x16 mode configuration set at power-up with
EDC pin
• Single ended interface for data, address and command
• Quarter data-rate differential clock inputs CK, /CK for
address and commands
• Two half data-rate differential clock inputs WCK, /WCK,
each associated with two data bytes (DQ, /DBI, EDC)
• Double Data Rate (DDR) data (WCK)
• Single Data Rate (SDR) command (CK)
• Double Data Rate (DDR) addressing (CK)
• Write data mask function via address bus
(single/double byte mask)
• Data Bus Inversion (DBI) and Address Bus Inversion
(ABI)
• Input/output PLL on/off mode
• Duty cycle corrector (DCC) for data clock (WCK)
• Address training: address input monitoring via DQ pins
• WCK2CK clock training: phase information via EDC
pins
• Data read and write training via Read FIFO (FIFO
depth = 6)
• Read FIFO pattern preload by LDFF command
• Direct write data load to Read FIFO by WRTR
command
• Consecutive read of Read FIFO by RDTR command
• Read/Write data transmission integrity secured by
cyclic redundancy check (CRC–8)
• Read/Write EDC on/off mode
• DQ Preamble for Read on/off mode
• Low Power modes
• RDQS mode on EDC pin
• On-chip temperature sensor with read-out
• Automatic temperature sensor controlled self-refresh
rate
• Digital tRAS lockout
• Vendor ID, FIFO depth and Density info fields for
identification
• Mirror function with MF pin
• Boundary Scan function with SEN pin
Document No. E1864E10 (Ver. 1.0)
Date Published December 2011 (K) Japan
Printed in Japan
URL: http://www.elpida.com
Elpida Memory, Inc. 2011
1 page  
EDW2032BBBG
1. Configuration
The Elpida GDDR5 SGRAM is a high speed dynamic random-access memory designed for applications requiring
high bandwidth. It contains 2,147,483,648 bits and is internally configured as a 16-bank DRAM.
The GDDR5 SGRAM uses a 8n prefetch architecture and DDR interface to achieve high-speed operation. The
device can be configured to operate in x32 mode or x16 (clamshell) mode. The mode is detected during device
initialization. The GDDR5 interface transfers two 32 bit wide data words per WCK clock cycle to/from the I/O pins.
Corresponding to the 8n prefetch a single write or read access consists of a 256 bit wide, two CK clock cycle data
transfer at the internal memory core and eight corresponding 32 bit wide one-half WCK clock cycle data transfers
at the I/O pins.
The GDDR5 SGRAM operates from a differential clock CK and /CK. Commands are registered at every rising edge
of CK. Addresses are registered at every rising edge of CK and every rising edge of /CK.
GDDR5 replaces the pulsed strobes (WDQS & RDQS) used in previous DRAMs such as GDDR4 with a free running
differential forwarded clock (WCK, /WCK) with both input and output data registered and driven respectively at both
edges of the forwarded WCK.
Read and write accesses to the GDDR5 SGRAM are burst oriented; an access starts at a selected location and
continues for a total of eight data words. Accesses begin with the registration of an ACTIVE command, which is then
followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command and
the next rising /CK edge are used to select the bank and the row to be accessed. The address bits registered
coincident with the READ or WRITE command and the next rising /CK edge are used to select the bank and the
column location for the burst access.
Data Sheet E1864E10 (Ver. 1.0)
5
5 Page 
EDW2032BBBG
2. Electrical Characteristics
Table 7: Absolute Maximum Ratings
Parameter
Voltage on VDD supply relative to VSS
Voltage on VDDQ supply relative to VSSQ
Voltage on VREF and inputs relative to VSS
Voltage on I/O pins relative to VSS
Storage Temperature
Short Circuit output current
Symbol
VDD
VDDQ
VIN
VOUT
TSTG
IOUT
Min.
-0.5
-0.5
-0.5
-0.5
-55
—
Max.
2.0
2.0
2.0
2.0
+150
50
Unit
V
V
V
V
°C
mA
Caution:
Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent
damage of the device. This is a stress rating only, and functional operation of the device at these
or any other conditions above those indicated in the operational sections of these specification
is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Table 8: Operating Temperature Range
Parameter
Symbol
Min
Max Unit
Operating temperature
TC 0
+95 °C
Notes: 1.
2.
Operating temperature TC is the case surface temperature on the center / top side of the DRAM. It specifies the
temperature where all DRAM specifications will be supported.
For measurement conditions, please refer to JEDEC document JESD51-2.
Data Sheet E1864E10 (Ver. 1.0)
11
11 Page | ||
| Páginas | Total 17 Páginas | |
| PDF Descargar | [ Datasheet EDW2032BBBG.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| EDW2032BBBG | 2G bits GDDR5 SGRAM | Elpida |
| EDW2032BBBG | GDDR5 SGRAM |  Micron |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |