|
|
PDF 932SQ420D Data sheet ( Hoja de datos )
| Número de pieza | 932SQ420D | |
| Descripción | PCIE GEN 2/3 & QPI CLOCK | |
| Fabricantes | IDT | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 932SQ420D (archivo pdf) en la parte inferior de esta página. Total 27 Páginas | ||
|
No Preview Available !
PCIE GEN 2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS
DATASHEET
932SQ420D
General Description
The 932SQ420D is a main clock synthesizer for
Romley-generation Intel based server platforms. The
932SQ420D is driven with a 25 MHz crystal for maximum
performance. It generates CPU outputs of 100 or 133.33
MHz.
Recommended Application
CK420BQ
Output Features
• 4 - HCSL CPU outputs
• 4 - HCSL Non-Spread SAS/SRC outputs
• 3 - HCSL SRC outputs
• 1 - HCSL DOT96 output
• 1 - 3.3V 48M output
• 5 - 3.3V PCI outputs
• 1- 3.3V REF output
Block Diagram
Features/Benefits
• 0.5% down spread capable on CPU/SRC/PCI
outputs/Lower EMI
• 64-pin TSSOP and MLF packages/Space Savings
Key Specifications
• Cycle to cycle jitter: CPU/SRC/NS_SRC/NS_SAS <
50ps.
• Phase jitter: PCIe Gen2 < 3ps rms, Gen3 < 1ps rms
• Phase jitter: QPI 9.6GB/s < 0.2ps rms
• Phase jitter: NS-SAS < 0.4ps rms using raw phase data
• Phase jitter: NS-SAS < 1.3ps rms using Clk Jit Tool 1.6.3
X1_25
X2
CPU_SRC_PCI
PLL (SS)
Low Drift non-SS
PLL
<500ps LTJ
Non-SS PLL
CPU(3:0)
SRC(2:0)
/3 PCI(4:0)
NS_SAS(1:0)
NS_SRC(1:0)
DOT96
/2 48M
Test_Sel
Test_Mode
100M_133M#
CKPWRGD#/PD
SMBDAT
SMBCLK
Logic
14.31818MHz
Non-SS PLL
REF14M
IREF
IDT® PCIE GEN 2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS
1
932SQ420D
REV H 042012
1 page  
932SQ420D
PCIE GEN 2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS
Pin Configuration - 64 MLF
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
GNDPCI 1
48 GNDCPU
VDDPCI 2
47 VDDCPU
PCI4_2x 3
46 CPU1T
PCI3_2x 4
45 CPU1C
PCI2_2x 5
44 CPU0T
PCI1_2x 6
43 CPU0C
PCI0_2x 7
42 GNDNS
GNDPCI 8
VDDPCI 9
932SQ420
41 AVDD_NS_SAS
40 NS_SAS1T
VDD48 10
39 NS_SAS1C
^48M_2x/100M_133M# 11
38 NS_SAS0T
GND48 12
37 NS_SAS0C
GND96 13
36 GNDNS
DOT96T 14
35 VDDNS
DOT96C 15
34 NS_SRC1T
AVDD96 16
33 NS_SRC1C
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
Note: Pins with ^ prefix have internal 120K pullup
Pins with v prefix have internal 120K pulldowm
IDT® PCIE GEN 2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS
5
932SQ420D
REV H 042012
5 Page 
932SQ420D
PCIE GEN 2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS
AC Electrical Characteristics - Differential Current Mode Outputs
TA = TCOM; Supply Voltage VDD = 3.3 V +/-5%
PA RAM ETER
SYMBOL
C OND ITIONS
MIN TYP
Duty Cycle
tD C
Measured differentially, PLL
Mod e
45
50.1
Skew, Output to Output
tsk3 SRC
Across all SRC outputs,
VT = 50%
13.5
Skew, Output to Output
tsk3 CPU
Across all CPU outputs,
VT = 50%
43
Jitter, Cycle to cycle
tjc y c- c yc
CPU, SRC, NS_SAS outputs
DOT96 output
35
75
1Guaranteed by design and characterization, not 100% tested in production.
2 IREF = VDD/(3xRR). For RR = 475Ω (1%), IREF = 2.32mA. IOH = 6 x IREF and VOH = 0.7V @ ZO=50Ω.
3 Measured from differential waveform
MAX
55
50
50
50
250
UNITS NOTES
%1
ps 1
ps 1
ps 1,3
ps 1,3
Electrical Characteristics - Phase Jitter Parameters
TA = 0 - 70°C; Supply Voltage VDD/VDDA = 3.3 V +/-5%,
PARAMETER
SYMBOL
CONDITIONS
MIN TYP MAX UNITS Notes
tjphPCIeG1
tjphPCIeG2
PCIe Gen 1
PCIe Gen 2 Lo Band
10kHz < f < 1.5MHz
PCIe Gen 2 High Band
1.5MHz < f < Nyquist (50MHz)
28 86 ps (p-p) 1,2,3,6
0.9 3 ps 1,2,6
(rms)
1.7 3.1 ps 1,2,6
(rms)
tjphPCIeG3
PCIe Gen 3
(PLL BW of 2-4MHz, CDR =
10MHz)
0.4
1
ps
(rms) 1,2,4,6
Phase Jitter
QPI & SMI
(100MHz or 133MHz, 4.8Gb/s,
6.4Gb/s 12UI)
0.15
ps
0.5 (rms) 1,5,7
tjphQPI_SMI
QPI & SMI
(100MHz, 8.0Gb/s, 12UI)
0.13
0.3 ps 1,5,7
(rms)
QPI & SMI
(100MHz, 9.6Gb/s, 12UI)
0.11
0.2 ps 1,5,7
(rms)
tjphSAS12G
SAS12G
(Filtered REFCLK Jitter 20KHz
to 20MHz.)
0.34
0.4
ps
(rms)
1,8,9
tjphSAS12G
SAS 12G
0.70
ps
1.3 (rms) 1,5,8
1 Guaranteed by design and characterization, not 100% tested in production.
2 See http://www.pcisig.com for complete specs
3 Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.
4 Subject to final radification by PCI SIG.
5 Calculated from Intel-supplied Clock Jitter Tool v 1.6.6
6 Applied to SRC outputs
7 Applies to CPU outputs
8 Applies to NS_SAS, NS_SRC outputs, Spread Off
9 Intel calculation from raw phase noise data
IDT® PCIE GEN 2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS
11
932SQ420D
REV H 042012
11 Page | ||
| Páginas | Total 27 Páginas | |
| PDF Descargar | [ Datasheet 932SQ420D.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 932SQ420D | PCIE GEN 2/3 & QPI CLOCK | IDT |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |