DataSheetWiki


MACH445-15 fiches techniques PDF

Lattice - High-Density EE CMOS Programmable Logic

Numéro de référence MACH445-15
Description High-Density EE CMOS Programmable Logic
Fabricant Lattice 
Logo Lattice 





1 Page

No Preview Available !





MACH445-15 fiche technique
FINAL
COM’L: -12/15/20
MACH445-12/15/20
High-Density EE CMOS Programmable Logic
Lattice Semiconductor
DISTINCTIVE CHARACTERISTICS
s 100-pin version of the MACH435 in PQFP
s 5 V, in-circuit programmable
s JTAG, IEEE 1149.1 JTAG testing capability
s 128 macrocells
s 12 ns tPD
s 83 MHz fCNT
s 70 inputs with pull-up resistors
s 64 outputs
s 192 flip-flops
— 128 macrocell flip-flops
— 64 input flip-flops
GENERAL DESCRIPTION
The MACH445 is a member of the high-performance
EE CMOS MACH 4 family. This device has approxi-
mately twelve times the macrocell capability of the
popular PAL22V10, with significant density and func-
tional features that the PAL22V10 does not provide. It is
architecturally identical to the MACH435, with the
addition of JTAG and 5-V programming features.
The MACH445 consists of eight PAL blocks intercon-
nected by a programmable central switch matrix. The
central switch matrix connects the PAL blocks to each
other and to all input pins, providing a high degree of
connectivity between the fully-connected PAL blocks.
This allows designs to be placed and routed efficiently.
Routability is further enhanced by an input switch matrix
and an output switch matrix. The input switch matrix
provides input signals with alternative paths into the
central switch matrix; the output switch matrix provides
flexibility in assigning macrocells to I/O pins.
The MACH445 has macrocells that can be configured
as synchronous or asynchronous. This allows
designers to implement both synchronous and
s Up to 20 product terms per function, with XOR
s Flexible clocking
— Four global clock pins with selectable edges
— Asynchronous mode available for each
macrocell
s 8 “PAL33V16” blocks
s Input and output switch matrices for high
routability
s Fixed, predictable, deterministic delays
s JEDEC-file compatible with MACH435
s Zero-hold-time input register option
asynchronous logic together on the same device. The
two types of design can be mixed in any proportion,
since the selection on each macrocell affects only that
macrocell.
Up to 20 product terms per function can be assigned. It
is possible to allocate some product terms away from a
macrocell without losing the use of that macrocell for
logic generation.
The MACH445 macrocell provides either registered or
combinatorial outputs with programmable polarity. If a
registered configuration is chosen, the register can be
configured as D-type, T-type, J-K, or S-R to help reduce
the number of product terms used. The flip-flop can also
be configured as a latch. The register type decision can
be made by the designer or by the software.
All macrocells can be connected to an I/O cell through
the output switch matrix. The output switch matrix
makes it possible to make significant design changes
while minimizing the risk of pinout changes.
Publication# 17468 Rev. E Amendment /0
Issue Date: May 1995

PagesPages 28
Télécharger [ MACH445-15 ]


Fiche technique recommandé

No Description détaillée Fabricant
MACH445-12 High-Density EE CMOS Programmable Logic Lattice
Lattice
MACH445-12YC High-Density EE CMOS Programmable Logic Lattice
Lattice
MACH445-15 High-Density EE CMOS Programmable Logic Lattice
Lattice
MACH445-15YC High-Density EE CMOS Programmable Logic Lattice
Lattice

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche