DataSheetWiki


CCD5045 fiches techniques PDF

Fairchild Imaging - Time Delay Integration Line Scan Sensor

Numéro de référence CCD5045
Description Time Delay Integration Line Scan Sensor
Fabricant Fairchild Imaging 
Logo Fairchild Imaging 





1 Page

No Preview Available !





CCD5045 fiche technique
CCD5045
Time Delay Integration
Line Scan Sensor
FEATURES
4096 Active Pixels per Line
96 TDI Lines
13µm x 13µm Pixels
4 High Speed Output Ports
TDI Stages Selectable Between 96, 64, 32,
16, or 4
132 MHz Data Rate with 4 Outputs
Operating at 33 MHz
30.6 kHz Maximum Line Rate
2000X Antiblooming Protection
High Sensitivity
GENERAL DESCRIPTION
The CCD5045 is a Time Delay Integration (TDI)
sensor designed for a wide range of imaging
applications requiring high speed operation
combined with high sensitivity. The sensor is
capable of producing a total data rate of 132
MHz (line rate > 30 kHz). The CCD has a total
imaging area of 4096 contiguous elements by 96
TDI rows. The pixel dimensions are 13µm by
13µm. The CCD overall dimensions are 54.5
mm x 3.3 mm. The sensor is mounted in a
custom 48-pin, 600 mil dual-in-line ceramic
package.
The CCD5045 imaging area is controlled by 3-
phase timing, and exposure control is performed
by selecting the number of active TDI stages.
Independent TDI control gates allow the
following number of TDI stages to be selected:
96, 64, 32, 16, or 4. The CCD5045 features
lateral antiblooming structures capable of 2000X
over-saturation protection.
The vertical (parallel) imaging register is
separated from the horizontal (serial) registers
by 50 isolation rows. The isolation rows are also
controlled by 3-phase timing. The isolation rows
are covered with a light shield and are used to
transfer the charge from the imaging area to four
horizontal registers. The horizontal registers are
controlled by 4-phase timing. The design of the
horizontal registers has been optimized for high
charge transfer efficiency at low signal levels.
Each horizontal register is connected to a high-
speed output amplifier. The output amplifier is a
three-stage source follower designed for high
conversion gain and extended bandwidth.
DEVICE ARCHITECTURE
The CCD5045 operates in buried channel mode
for optimal performance. The imaging area
consists of 4096 contiguous pixels by 96 rows.
Photogenerated charge is integrated in this
region, then following the integration time, the
charge is transferred line by line to the adjacent
isolation rows for readout. The number of active
TDI rows is simply controlled by biasing the
appropriate control gates, VSWxx, low. Normal
vertical timing is employed across the array
irrespective of the selected number of active TDI
stages. The last gate in the vertical register is
also called the vertical transfer gate, ΦX. The
charge is transferred from the vertical register to
the horizontal registers when ΦX is clocked low.
The horizontal registers require 4-phase timing.
Charge is transferred, pixel by pixel, to the
floating diffusion sense node where it produces
a voltage change corresponding to the signal
level. After the signal is sampled, the reset gate
is clocked high to clear the signal, and restore
the potential of the sense node to the VRD reset
drain voltage. There are three prescan
elements in each video line.
1801 McCarthy Blvd. • Milpitas CA 95035 • 800-325-6975 / 408-433-2500 • www.fairchildimaging.com • Rev NR • 1 of 6

PagesPages 6
Télécharger [ CCD5045 ]


Fiche technique recommandé

No Description détaillée Fabricant
CCD5045 Time Delay Integration Line Scan Sensor Fairchild Imaging
Fairchild Imaging

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche