|
|
PDF H5PS2562GFR Data sheet ( Hoja de datos )
| Número de pieza | H5PS2562GFR | |
| Descripción | 256Mb DDR2 SDRAM | |
| Fabricantes | Hynix | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de H5PS2562GFR (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
H5PS2562GFR Series
256Mb DDR2 SDRAM
H5PS2562GFR-xxC
H5PS2562GFR-xxI
H5PS2562GFR-xxL
H5PS2562GFR-xxJ
This document is a general product description and is subject to change without notice. SK hynix Inc. does not assume any responsi-
bility for use of circuits described. No patent licenses are implied.
Rev. 1.3 / June. 2012
1
1 page  
H5PS2562GFR series
Ordering Information
Part No.
H5PS2562GFR-xx*C
H5PS2562GFR-xx*I
H5PS2562GFR-xx*L
H5PS2562GFR-xx*J
Note:
Configura-
tion
16Mx16
Power Consumption
Normal Consumption
Normal Consumption
Low Power Consumption
(IDD6 Only)
Low Power Consumption
(IDD6 Only)
Operation Temp
Commercial
Industrial
Commercial
Package
84 Ball
fBGA
Industrial
-XX* is the speed bin, refer to the Operating Frequency table for complete part number.
- SK hynix Inc. Halogen-free products are compliant to RoHS.
SK hynix Inc. supports Lead & Halogen free parts for each speed grade with same specification, except Lead free
materials.
We'll add "R" character after "F" for Lead & Halogen free products
Operating Frequency
Grade
E3
C4
Y5
S6
S5
G7
Note:
tCK(ns)
5
3.75
3
2.5
2.5
1.875
CL
3
4
5
6
5
7
tRCD
3
4
5
6
5
7
tRP
3
4
5
6
5
7
Unit
Clk
Clk
Clk
Clk
Clk
Clk
-G7 is a special speed product used in electronic engineering for high speed storage of the working data of a consumer
digital electronic device.
Rev.1.3 / June. 2012
5
5 Page 
H5PS2562GFR series
3.2 DC & AC Logic Input Levels
3.2.1 Input DC Logic Level
Symbol
VIH(dc)
VIL(dc)
Parameter
dc input logic high
dc input logic low
3.2.2 Input AC Logic Level
Min.
VREF + 0.125
- 0.3
Max.
VDDQ + 0.3
VREF - 0.125
Units
V
V
Symbol
Parameter
VIH (ac)
VIL (ac)
ac input logic high
ac input logic low
DDR2 400,533
Min.
VREF +
0.250
Max.
-
- VREF - 0.250
3.2.3 AC Input Test Conditions
DDR2 667,800
Min.
VREF +
0.200
Max.
-
- VREF - 0.200
Units
V
V
Notes
Notes
Symbol
VREF
VSWING(MAX)
SLEW
Condition
Input reference voltage
Input signal maximum peak to peak swing
Input signal minimum slew rate
Value
0.5 * VDDQ
1.0
1.0
Units
V
V
V/ns
Notes
1
1
2, 3
Note:
1. Input waveform timing is referenced to the input signal crossing through the VREF level applied to the device
under test.
2. The input signal minimum slew rate is to be maintained over the range from VREF to VIH(ac) min for rising
edges and the range from VREF to VIL(ac) max for falling edges as shown in the below figure.
3. AC timings are referenced with input waveforms switching from VIL(ac) to VIH(ac) on the positive transitions
and VIH(ac) to VIL(ac) on the negative transitions.
VSWING(MAX)
delta TF
delta TR
VDDQ
VIH(ac) min
VIH(dc) min
VREF
VIL(dc) max
VIL(ac) max
VSS
Falling Slew = VREF - VIL(ac) max
delta TF
Rising Slew = VIH(ac) min - VREF
delta TR
< Figure : AC Input Test Signal Waveform>
Rev.1.3 / June. 2012
11
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet H5PS2562GFR.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| H5PS2562GFR | 256Mb DDR2 SDRAM | Hynix |
| H5PS2562GFR | 256Mb DDR2 SDRAM | Hynix |
| H5PS2562GFR | 256Mb DDR2 SDRAM | Hynix |
| H5PS2562GFR | 256Mb DDR2 SDRAM | Hynix |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |