DataSheetWiki


HCTS27D fiches techniques PDF

Intersil Corporation - Radiation Hardened Triple 3-Input NOR Gate

Numéro de référence HCTS27D
Description Radiation Hardened Triple 3-Input NOR Gate
Fabricant Intersil Corporation 
Logo Intersil Corporation 





1 Page

No Preview Available !





HCTS27D fiche technique
HCTS27MS
September 1995
Radiation Hardened
Triple 3-Input NOR Gate
Features
Pinouts
• 3 Micron Radiation Hardened SOS CMOS
• Total Dose 200K RAD (Si)
• SEP Effective LET No Upsets: >100 MEV-cm2/mg
• Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day
(Typ)
• Dose Rate Survivability: >1 x 1012 RAD (Si)/s
• Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range: -55oC to +125oC
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
• LSTTL Input Compatibility
- VIL = 0.8V Max
- VIH = VCC/2 Min
• Input Current Levels Ii 5µA at VOL, VOH
Description
The Intersil HCTS27MS is a Radiation Hardened Triple 3-Input
NOR Gate. A Low on all inputs forces the output to a High state.
14 LEAD CERAMIC DUAL-IN-LINE METAL SEAL
PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T14
TOP VIEW
A1 1
B1 2
A2 3
B2 4
C2 5
Y2 6
GND 7
14 VCC
13 C1
12 Y1
11 C3
10 B3
9 A3
8 Y3
14 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE
(FLATPACK) MIL-STD-1835 CDFP3-F14
TOP VIEW
A1
B1
A2
B2
C2
Y2
GND
1 14
2 13
3 12
4 11
5 10
69
78
VCC
C1
Y1
C3
B3
A3
Y3
The HCTS27MS utilizes advanced CMOS/SOS technology to
achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family.
The HCTS27MS is supplied in a 14 lead Ceramic flatpack (K
suffix) or a SBDIP Package (D suffix).
Functional Diagram
An
Bn
Yn
Ordering Information
Cn
PART
NUMBER
HCTS27DMSR
HCTS27KMSR
HCTS27D/
Sample
HCTS27K/
Sample
HCTS27HMSR
TEMPERATURE SCREENING
RANGE
LEVEL
PACKAGE
-55oC to +125oC Intersil Class
S Equivalent
14 Lead SBDIP
-55oC to +125oC Intersil Class
S Equivalent
14 Lead
Ceramic
Flatpack
+25oC
Sample
14 Lead SBDIP
+25oC
Sample
+25oC
Die
14 Lead
Ceramic
Flatpack
Die
TRUTH TABLE
INPUTS
OUTPUTS
An Bn Cn
Yn
LLL
H
L LH
L
LHL
L
L HH
L
HL L
L
HLH
L
HH L
L
HHH
L
NOTE: L = Logic Level Low, H = Logic level High
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
430
Spec Number 518643
File Number 3055.1

PagesPages 9
Télécharger [ HCTS27D ]


Fiche technique recommandé

No Description détaillée Fabricant
HCTS273D Radiation Hardened Octal D Flip-Flop Intersil Corporation
Intersil Corporation
HCTS273DMSR Radiation Hardened Octal D Flip-Flop Intersil Corporation
Intersil Corporation
HCTS273HMSR Radiation Hardened Octal D Flip-Flop Intersil Corporation
Intersil Corporation
HCTS273K Radiation Hardened Octal D Flip-Flop Intersil Corporation
Intersil Corporation

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche