DataSheetWiki


HCTS21HMSR fiches techniques PDF

Intersil Corporation - Radiation Hardened Dual 4-Input AND Gate

Numéro de référence HCTS21HMSR
Description Radiation Hardened Dual 4-Input AND Gate
Fabricant Intersil Corporation 
Logo Intersil Corporation 





1 Page

No Preview Available !





HCTS21HMSR fiche technique
HCTS21MS
October 1995
Radiation Hardened
Dual 4-Input AND Gate
Features
Pinouts
• 3 Micron Radiation Hardened SOS CMOS
• Total Dose 200K RAD (Si)
• SEP Effective LET No Upsets: >100 MEV-cm2/mg
• Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day
(Typ)
• Dose Rate Survivability: >1 x 1012 RAD (Si)/s
• Dose Rate Upset >1010 RAD(Si)/s 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range: -55oC to +125oC
• Significant Power Reduction Compared to LSTTL ICs
14 LEAD CERAMIC DUAL-IN-LINE
METAL SEAL PACKAGE (SBDIP)
MIL-STD-183S CDIP2-T14, LEAD FINISH C
TOP VIEW
A1 1
B1 2
NC 3
C1 4
D1 5
Y1 6
GND 7
14 VCC
13 D2
12 C2
11 NC
10 B2
9 A2
8 Y2
• DC Operating Voltage Range: 4.5V to 5.5V
• LSTTL Input Compatibility
- VIL = 0.8V Max
- VIH = VCC/2 Min
• Input Current Levels Ii 5µA at VOL, VOH
Description
The Intersil HCTS21MS is a Radiation Hardened Dual Input AND
Gate. A high on all inputs forces the output to a High state.
14 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE
(FLATPACK) MIL-STD-183S CDFP3-F14, LEAD FINISH C
TOP VIEW
A1
B1
NC
C1
D1
Y1
GND
1 14
2 13
3 12
4 11
5 10
69
78
VCC
D2
C2
NC
B2
A2
Y2
The HCTS21MS utilizes advanced CMOS/SOS technology to
achieve high-speed operation. This device is a member of radia-
tion hardened, high-speed, CMOS/SOS Logic Family.
The HCTS21MS is supplied in a 14 lead Ceramic flatpack
(K suffix) or a SBDIP Package (D suffix).
Functional Diagram
An
Bn
Ordering Information
PART
NUMBER
TEMPERATURE SCREENING
RANGE
LEVEL
PACKAGE
HCTS21DMSR -55oC to +125oC Intersil Class 14 Lead SBDIP
S Equivalent
Cn
Dn
TRUTH TABLE
Yn
HCTS21KMSR -55oC to +125oC Intersil Class
S Equivalent
HCTS21D/
Sample
+25oC
Sample
HCTS21K/
Sample
+25oC
Sample
HCTS21HMSR
+25oC
Die
14 Lead Ceramic
Flatpack
14 Lead SBDIP
14 Lead Ceramic
Flatpack
Die
INPUTS
OUTPUTS
An Bn Cn Dn
Yn
LXXX
L
XLXX
L
XXLX
L
XXXL
L
HHHH
H
NOTE: L = Logic Level Low, H = Logic level High, X = Don’t Care
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com | Copyright © Intersil Corporation 1999
1
Spec Number 518618
File Number 3053.1

PagesPages 9
Télécharger [ HCTS21HMSR ]


Fiche technique recommandé

No Description détaillée Fabricant
HCTS21HMSR Radiation Hardened Dual 4-Input AND Gate Intersil Corporation
Intersil Corporation

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche