DataSheetWiki


74S112 fiches techniques PDF

Fairchild Semiconductor - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop

Numéro de référence 74S112
Description Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
Fabricant Fairchild Semiconductor 
Logo Fairchild Semiconductor 





1 Page

No Preview Available !





74S112 fiche technique
August 1986
Revised April 2000
DM74S112
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
with Preset, Clear, and Complementary Outputs
General Description
This device contains two independent negative-edge-trig-
gered J-K flip-flops with complementary outputs. The J and
K data is processed by the flip-flops on the falling edge of
the clock pulse. The clock triggering occurs at a voltage
level and is not directly related to the transition time of the
negative going edge of the clock pulse. Data on the J and
K inputs can be changed while the clock is HIGH or LOW
without affecting the outputs as long as setup and hold
times are not violated. A low logic level on the preset or
clear inputs will set or reset the outputs regardless of the
logic levels of the other inputs.
Ordering Code:
Order Number Package Number
Package Description
DM74S112
N16E
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Connection Diagram
Function Table
Inputs
Outputs
PR CLR CLK J K
Q
Q
L H X XX H
L
HL
X XX L
H
LL
X X X H*
H*
HH
HH
HH
HH
LL
Q0
HL H
Q0
L
LH L
H
HH
Toggle
HH
H X X Q0
Q0
H = HIGH Logic Level
X = Either LOW or HIGH Logic Level
L = LOW Logic Level
↓ = Negative going edge of pulse.
Q0 = The output logic level of Q before the indicated input conditions were
established.
* = This configuration is nonstable; that is, it will not persist when either the
preset and/or clear inputs return to its inactive (HIGH) level.
Toggle = Each output changes to the complement of its previous level on
each falling edge of the clock pulse.
© 2000 Fairchild Semiconductor Corporation DS006459
www.fairchildsemi.com

PagesPages 4
Télécharger [ 74S112 ]


Fiche technique recommandé

No Description détaillée Fabricant
74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop Fairchild Semiconductor
Fairchild Semiconductor
74S112 STTL double-J-K flip-flop TW
TW

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche