DataSheetWiki


HCS20DMSR fiches techniques PDF

Intersil Corporation - Radiation Hardened Dual 4-Input NAND Gate

Numéro de référence HCS20DMSR
Description Radiation Hardened Dual 4-Input NAND Gate
Fabricant Intersil Corporation 
Logo Intersil Corporation 





1 Page

No Preview Available !





HCS20DMSR fiche technique
HCS20MS
September 1995
Radiation Hardened
Dual 4-Input NAND Gate
Features
Pinouts
• 3 Micron Radiation Hardened SOS CMOS
• Total Dose 200K RAD (Si)
• SEP Effective LET No Upsets: >100 MEV-cm2/mg
• Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day
(Typ)
• Dose Rate Survivability: >1 x 1012 RAD (Si)/s
• Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range: -55oC to +125oC
• Significant Power Reduction Compared to LSTTL ICs
14 LEAD CERAMIC DUAL-IN-LINE
METAL SEAL PACKAGE (SBDIP)
MIL-STD-183S CDIP2-T14, LEAD FINISH C
TOP VIEW
A1 1
B1 2
NC 3
C1 4
D1 5
Y1 6
GND 7
14 VCC
13 D2
12 C2
11 NC
10 B2
9 A2
8 Y2
• DC Operating Voltage Range: 4.5V to 5.5V
• Input Logic Levels
- VIL = 30% of VCC Max
- VIH = 70% of VCC Min
14 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE
(FLATPACK) MIL-STD-183S CDFP3-F14, LEAD FINISH C
TOP VIEW
• Input Current Levels Ii 5µA at VOL, VOH
Description
The Intersil HCS20MS is a Radiation Hardened Dual 4-Input
NAND Gate. A low on any input forces the output to a High state.
The HCS20MS utilizes advanced CMOS/SOS technology to
achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family.
A1
B1
NC
C1
D1
Y1
GND
1 14
2 13
3 12
4 11
5 10
69
78
VCC
D2
C2
NC
B2
A2
Y2
The HCS20MS is supplied in a 14 lead Ceramic flatpack (K suffix)
or a SBDIP Package (D suffix).
Ordering Information
PART
NUMBER
TEMPERATURE SCREENING
RANGE
LEVEL
PACKAGE
HCS20DMSR -55oC to +125oC Intersil Class 14 Lead SBDIP
S Equivalent
HCS20KMSR -55oC to +125oC Intersil Class 14 Lead Ceramic
S Equivalent Flatpack
HCS20D/
Sample
+25oC
Sample
14 Lead SBDIP
HCS20K/
Sample
+25oC
Sample
14 Lead Ceramic
Flatpack
HCS20HMSR
+25oC
Die
Die
Functional Diagram
(1, 9)
An
Bn
(2, 10)
(6, 8)
Yn
(4, 12)
Cn
Dn
(5, 13)
TRUTH TABLE
INPUTS
OUTPUTS
An Bn Cn Dn
Yn
LXXX
H
XLXX
H
XXLX
H
XXXL
H
HHHH
L
NOTE: L = Logic Level Low, H = Logic level High, X = Don’t Care
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
43
Spec Number 518761
File Number 3050.1

PagesPages 8
Télécharger [ HCS20DMSR ]


Fiche technique recommandé

No Description détaillée Fabricant
HCS20DMSR Radiation Hardened Dual 4-Input NAND Gate Intersil Corporation
Intersil Corporation

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche