|
|
Numéro de référence | 74C165 | ||
Description | Parallel-Load 8-Bit Shift Register | ||
Fabricant | Fairchild | ||
Logo | |||
1 Page
October 1987
Revised May 2002
MM74C165
Parallel-Load 8-Bit Shift Register
General Description
The MM74C165 functions as an 8-bit parallel-load, serial
shift register. Data is loaded into the register independent
of the state of the clock(s) when PARALLEL LOAD (PL) is
low. Shifting is inhibited as long as PL is low. Data is
sequentially shifted from complementary outputs, Q7 and
Q7, highest-order bit (P7) first. New serial data may be
entered via the SERIAL DATA (Ds) input. Serial shifting
occurs on the rising edge of CLOCK1 or CLOCK2. Clock
inputs may be used separately or together for combined
clocking from independent sources. Either clock input may
be used also as an active-low clock enable. To prevent
double-clocking when a clock input is used as an enable,
the enable must be changed to a high level (disabled) only
while the clock is HIGH.
Features
s Wide supply voltage range: 3V to 15V
s Guaranteed noise margin: 1V
s High noise immunity: 0.45 VCC (typ.)
s Low power TTL compatibility: fan out of 2 driving 74L
s Parallel loading independent of clock
s Dual clock inputs
s Fully static operation
Ordering Code:
Order Number Package Number
Package Description
MM74165N
N16E
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Connection Diagram
Top View
© 2002 Fairchild Semiconductor Corporation DS005897
www.fairchildsemi.com
|
|||
Pages | Pages 6 | ||
Télécharger | [ 74C165 ] |
No | Description détaillée | Fabricant |
74C165 | Parallel-Load 8-Bit Shift Register | Fairchild |
74C165 | Parallel-Load 8-Bit Shift Register | National Semiconductor |
US18650VTC5A | Lithium-Ion Battery | Sony |
TSPC106 | PCI Bus Bridge Memory Controller | ATMEL |
TP9380 | NPN SILICON RF POWER TRANSISTOR | Advanced Semiconductor |
www.DataSheetWiki.com | 2020 | Contactez-nous | Recherche |