DataSheetWiki


HCS05K fiches techniques PDF

Intersil Corporation - Radiation Hardened Triple 3-Input NAND Gate

Numéro de référence HCS05K
Description Radiation Hardened Triple 3-Input NAND Gate
Fabricant Intersil Corporation 
Logo Intersil Corporation 





1 Page

No Preview Available !





HCS05K fiche technique
HCS08MS
August 1995
Radiation Hardened
Quad 2-Input AND Gate
Features
Pinouts
• 3 Micron Radiation Hardened SOS CMOS
• Total Dose 200K RAD(Si)
• SEP Effective LET No Upsets: >100 MEV-cm2/mg
• Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day
(Typ)
• Dose Rate Survivability: >1 x 1012 Rads (Si)/s
• Dose Rate Upset >1010 RAD(Si)/s 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range: -55oC to +125oC
• Significant Power Reduction Compared to LSTTL ICs
14 LEAD CERAMIC DUAL-IN-LINE
METAL SEAL PACKAGE (SBDIP)
MIL-STD-1835 CDIP2-T14
TOP VIEW
A1 1
B1 2
Y1 3
A2 4
B2 5
Y2 6
GND 7
14 VCC
13 B4
12 A4
11 Y4
10 B3
9 A3
8 Y3
• DC Operating Voltage Range: 4.5V to 5.5V
• Input Logic Levels
- VIL = 30% of VCC Max
- VIH = 70% of VCC Min
• Input Current Levels Ii 5µA at VOL, VOH
Description
The Intersil HCS08MS is a Radiation Hardened Quad 2-Input AND
Gate. A high on both inputs force the output to a High state.
The HCS08MS utilizes advanced CMOS/SOS technology to
achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family.
The HCS08MS is supplied in a 14 lead Ceramic Flatpack Package
(K suffix) or a 14 lead SBDIP Package (D suffix).
Ordering Information
A1
B1
Y1
A2
B2
Y2
GND
14 LEAD CERAMIC METAL SEAL
FLATPACK PACKAGE (FLATPACK)
MIL-STD-1835 CDFP3-F14
TOP VIEW
1 14
2 13
3 12
4 11
5 10
69
78
VCC
B4
A4
Y4
B3
A3
Y3
TRUTH TABLE
INPUTS
An Bn
LL
OUTPUTS
Yn
L
PART
NUMBER
TEMPERATURE SCREENING
RANGE
LEVEL
PACKAGE
HCS08DMSR -55oC to +125oC Intersil Class 14 Lead SBDIP
S Equivalent
HCS08KMSR -55oC to +125oC Intersil Class 14 Lead Ceramic
S Equivalent Flatpack
HCS08D/
Sample
+25oC
Sample
14 Lead SBDIP
HCS08K/
Sample
+25oC
Sample
14 Lead Ceramic
Flatpack
HCS08HMSR
+25oC
Die
Die
LHL
HL L
HHH
NOTE: L = Logic Level Low, H = Logic level High
Functional Diagram
(1, 4, 9, 12)
An
(2, 5, 10, 13)
Bn
(3, 6, 8, 11)
Yn
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
1
Spec Number 518746
File Number 3047.1

PagesPages 8
Télécharger [ HCS05K ]


Fiche technique recommandé

No Description détaillée Fabricant
HCS05D Radiation Hardened Hex Inverter with Open Drain Intersil Corporation
Intersil Corporation
HCS05D Radiation Hardened Triple 3-Input NAND Gate Intersil Corporation
Intersil Corporation
HCS05DMSR Radiation Hardened Hex Inverter with Open Drain Intersil Corporation
Intersil Corporation
HCS05DMSR Radiation Hardened Triple 3-Input NAND Gate Intersil Corporation
Intersil Corporation

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche