|
|
Numéro de référence | HD74HCT125 | ||
Description | Quad. Bus Buffer Gates (with 3-state outputs) | ||
Fabricant | Hitachi Semiconductor | ||
Logo | |||
1 Page
HD74HCT125/HD74HCT126
Quad. Bus Buffer Gates (with 3-state outputs)
Description
The HD74HCT125, HD74HCT126 require the 3-state control input C to be taken high to put the output
into the high impedance condition, whereas the HD74HCT125, HD74HCT126 requires the control input to
be low to put the output into high impedance.
Features
• LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility
• High Speed Operation: tpd (A to Y) = 12 ns typ (CL = 50 pF)
• High Output Current: Fanout of 15 LSTTL Loads
• Wide Operating Voltage: VCC = 4.5 to 5.5 V
• Low Input Current: 1 µA max
• Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C)
Function Table
Input
C
HCT125
HCT126
A
HL
X
LH
L
LH
H
Notes: X: Irrelevant
Z: Off (High-impedance) state of a 3-state output.
Output Y
HD74HCT125
Z
L
H
HD74HCT126
Z
L
H
|
|||
Pages | Pages 9 | ||
Télécharger | [ HD74HCT125 ] |
No | Description détaillée | Fabricant |
HD74HCT125 | Quad. Bus Buffer Gates (with 3-state outputs) | Hitachi Semiconductor |
HD74HCT126 | Quad. Bus Buffer Gates (with 3-state outputs) | Hitachi Semiconductor |
US18650VTC5A | Lithium-Ion Battery | Sony |
TSPC106 | PCI Bus Bridge Memory Controller | ATMEL |
TP9380 | NPN SILICON RF POWER TRANSISTOR | Advanced Semiconductor |
www.DataSheetWiki.com | 2020 | Contactez-nous | Recherche |