24AA65 Datasheet PDF - MicrochipTechnology
| Part Number | 24AA65 | |
| Description | 64K 1.8V I2C Smart Serial EEPROM | |
| Manufacturers | MicrochipTechnology | |
| Logo |  |
|
|
There is a preview and 24AA65 download ( pdf file ) link at the bottom of this page. Total 12 Pages | ||
Preview 1 page No Preview Available !
24AA65
64K 1.8V I2C™ Smart Serial™ EEPROM
FEATURES
• Voltage operating range: 1.8V to 6.0V
- Peak write current 3 mA at 6.0V
- Maximum read current 150 µA at 6.0V
- Standby current 1 µA typical
• Industry standard two wire bus protocol I2C™
compatible
• 8 byte page, or byte modes available
• 2 ms typical write cycle time, byte or page
• 64-byte line input cache for fast write loads
• Up to 8 devices may be connected to the same
bus for up to 512K bits total memory
• 100 kHz (1.8V) and 400 kHz (5.0V) compatibility
• Programmable block security options
• Programmable endurance options
• Schmitt trigger, filtered inputs for noise suppres-
sion
• Output slope control to eliminate ground bounce
• Self-timed ERASE and WRITE cycles
• Power on/off data protection circuitry
• Endurance:
- 10,000,000 E/W cycles guaranteed for a High
Endurance Block
- 1,000,000 E/W cycles guaranteed for a Stan-
dard Endurance Block
• Electrostatic discharge protection > 4000V
• Data retention > 200 years
• 8-pin PDIP/SOIC packages
• Temperature ranges
- Commercial (C):
0°C to +70°C
DESCRIPTION
The Microchip Technology Inc. 24AA65 is a “smart” 8K x
8 Serial Electrically Erasable PROM. This device has
been developed for advanced, low power applications
such as personal communications, and provides the
systems designer with flexibility through the use of many
new user-programmable features. It is capable of opera-
tion down to 1.8V, the end-of-life voltage for 2 “AA” bat-
tery cells for most popular battery technologies.The
24AA65 offers a relocatable 4K bit block of ultra-high-
endurance memory for data that changes frequently. The
remainder of the array, or 60K bits, is rated at 1,000,000
ERASE/WRITE (E/W) cycles guaranteed. The 24AA65
features an input cache for fast write loads with a capac-
ity of eight pages, or 64 bytes. This device also features
programmable security options for E/W protection of crit-
ical data and/or code of up to fifteen 4K blocks. Func-
tional address lines allow the connection of up to eight
I2C is a trademark of Philips Corporation.
Smart Serial is a trademark of Microchip Technology Inc.
PACKAGE TYPES
PDIP
A0 1
A1 2
A2 3
VSS 4
8 VCC
7 NC
6 SCL
5 SDA
SOIC
A0
A1
A2
VSS
1
2
3
4
8 VCC
7 NC
6 SCL
5 SDA
BLOCK DIAGRAM
A0..A2
HV Generator
I/O
Control
Logic
I/O SCL
SDA
Vcc
Vss
Memory
Control
Logic
XDEC
EEPROM ARRAY
Page Latches
Buffer
YDEC
Sense AMP
R/W Control
24LC65's on the same bus for up to 512K bits contigu-
ous EEPROM memory. Advanced CMOS technology
makes this device ideal for low-power non-volatile code
and data applications. The 24AA65 is available in the
standard 8-pin plastic DIP and 8-pin surface mount
SOIC package.
© 1996 Microchip Technology Inc.
DS21056F-page 1
This document was created with FrameMaker 4 0 4
|
| |
 
24AA65
3.6 Device Addressing
A control byte is the first byte received following the
start condition from the master device. The control byte
consists of a four bit control code, for the 24AA65 this is
set as 1010 binary for read and write operations. The
next three bits of the control byte are the device select
bits (A2, A1, A0). They are used by the master device
to select which of the eight devices are to be accessed.
These bits are in effect the three most significant bits of
the word address. The last bit of the control byte defines
the operation to be performed. When set to a one a
read operation is selected, when set to a zero a write
operation is selected. The next two bytes received
define the address of the first data byte (Figure 4-1).
Because only A12..A0 are used, the upper three
address bits must be zeros. The most significant bit of
the most significant byte is transferred first. Following
the start condition, the 24AA65 monitors the SDA bus
checking the device type identifier being transmitted.
Upon receiving a 1010 code and appropriate device
select bits, the slave device (24AA65) outputs an
acknowledge signal on the SDA line. Depending upon
the state of the R/W bit, the 24AA65 will select a read
or write operation.
Operation
Control
Code
Device Select
R/W
Read
Write
1010
1010
Device Address
Device Address
1
0
FIGURE 3-2: CONTROL BYTE
ALLOCATION
START
READ/WRITE
SLAVE ADDRESS
R/W A
1 0 1 0 A2 A1 A0
FIGURE 4-1: BYTE WRITE
4.0 WRITE OPERATION
4.1 Byte Write
Following the start condition from the master, the con-
trol code (four bits), the device select (three bits), and
the R/W bit which is a logic low is placed onto the bus
by the master transmitter. This indicates to the
addressed slave receiver (24AA65) that a byte with a
word address will follow after it has generated an
acknowledge bit during the ninth clock cycle. Therefore
the next byte transmitted by the master is the high-order
byte of the word address and will be written into the
address pointer of the 24AA65. The next byte is the
least significant address byte. After receiving another
acknowledge signal from the 24AA65 the master device
will transmit the data word to be written into the
addressed memory location. The 24AA65 acknowl-
edges again and the master generates a stop condi-
tion. This initiates the internal write cycle, and during
this time the 24AA65 will not generate acknowledge
signals (Figure 4-1).
4.2 Page Write
The write control byte, word address and the first data
byte are transmitted to the 24AA65 in the same way as
in a byte write. But instead of generating a stop condi-
tion the master transmits up to eight pages of eight data
bytes each (64 bytes total) which are temporarily stored
in the on-chip page cache of the 24AA65. They will be
written from the cache into the EEPROM array after the
master has transmitted a stop condition. After the
receipt of each word, the six lower order address
pointer bits are internally incremented by one. The
higher order seven bits of the word address remain con-
stant. If the master should transmit more than eight
bytes prior to generating the stop condition (writing
across a page boundary), the address counter (lower
three bits) will roll over and the pointer will be incre-
mented to point to the next line in the cache. This can
continue to occur up to eight times or until the cache is
full, at which time a stop condition should be generated
by the master. If a stop condition is not received, the
cache pointer will roll over to the first line (byte 0) of the
cache, and any further data received will overwrite pre-
viously captured data. The stop condition can be sent
at any time during the transfer. As with the byte write
operation, once the stop condition is received an inter-
nal write cycle will begin. The 64 byte cache will con-
tinue to capture data until a stop condition occurs or the
operation is aborted (Figure 4-2).
S
t
Bus Activity: a
Master
r
t
SDA Line
Bus Activity
Control
Byte
Word
Address (1)
Word
Address (0)
000
A
C
K
A
C
K
A
C
K
Data
S
t
o
p
A
C
K
© 1996 Microchip Technology Inc.
DS21056F-page 5
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for 24AA65 electronic component. |
| Information | Total 12 Pages | |
| Link URL | [ Copy URL to Clipboard ] | |
| Download | [ 24AA65.PDF Datasheet ] | |
Share Link :
Electronic Components Distributor
|
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
| SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
| Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
| Part Number | Description | MFRS |
| 24AA64 | The function is 64K I2C Serial EEPROM. Microchip Technology |  |
| 24AA64F | The function is EEPROM. Microchip |  |
| 24AA65 | The function is 64K 1.8V I2C Smart Serial EEPROM. MicrochipTechnology | |
Semiconductors commonly used in industry:
1N4148 |
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
24AA
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA | ||