|
|
PDF HEF4011B Data sheet ( Hoja de datos )
| Número de pieza | HEF4011B | |
| Descripción | Quadruple 2-input NAND gate | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de HEF4011B (archivo pdf) en la parte inferior de esta página. Total 12 Páginas | ||
|
No Preview Available !
HEF4011B
Quad 2-input NAND gate
Rev. 5 — 21 November 2011
Product data sheet
1. General description
The HEF4011B is a quad 2-input NAND gate. The outputs are fully buffered for the
highest noise immunity and pattern insensitivity to output impedance.
It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS
(usually ground). Unused inputs must be connected to VDD, VSS, or another input.
2. Features and benefits
Fully static operation
5 V, 10 V, and 15 V parametric ratings
Standardized symmetrical output characteristics
Specified from 40 C to +125 C
Complies with JEDEC standard JESD 13-B
Inputs and outputs are protected against electrostatic effects
3. Ordering information
Table 1. Ordering information
All types operate from 40 C to +125 C
Type number Package
Name Description
HEF4011BP DIP14 plastic dual in-line package; 14 leads (300 mil)
HEF4011BT SO14 plastic small outline package; 14 leads; body width 3.9 mm
4. Functional diagram
Version
SOT27-1
SOT108-1
1A 1
1B 2
2A 5
2B 6
3A 8
3B 9
4A 12
4B 13
3 1Y
4 2Y
10 3Y
11 4Y
001aan874
Fig 1. Functional diagram
nA
nB
nY
001aan875
Fig 2. Logic diagram (one gate)
1 page  
NXP Semiconductors
HEF4011B
Quad 2-input NAND gate
10. Dynamic characteristics
Table 7. Dynamic characteristics
Tamb = 25 C; for waveforms see Figure 4; for test circuit see Figure 5; unless otherwise specified.
Symbol Parameter
Extrapolation formula[1] VDD
Min Typ
tpd propagation delay
28 + 0.55 CL
5 V [2] -
55
14 + 0.23 CL
10 V - 25
12 + 0.16 CL
15 V - 20
tTHL HIGH to LOW output transition time 10 + 1.00 CL
5 V - 60
9 + 0.42 CL
10 V - 30
6 + 0.28 CL
15 V - 20
tTLH LOW to HIGH output transition time 10 + 1.00 CL
5 V - 60
9 + 0.42 CL
10 V - 30
6 + 0.28 CL
15 V - 20
Max Unit
110 ns
45 ns
35 ns
120 ns
60 ns
40 ns
120 ns
60 ns
40 ns
[1] The typical value of the propagation delay and output transition time can be calculated with the extrapolation formula (CL in pF).
[2] tpd is the same as tPLH and tPHL.
Table 8. Dynamic power dissipation
VSS = 0 V; tr = tf 20 ns; Tamb = 25 C.
Symbol Parameter
VDD Typical formula
Where
PD dynamic power dissipation 5 V PD = 1300 fi + (fo CL) VDD2 (W) fi = input frequency in MHz;
10 V
15 V
PD = 6000 fi + (fo CL) VDD2 (W)
PD = 20100 fi + (fo CL) VDD2 (W)
fo = output frequency in MHz;
CL = output load capacitance in pF;
(fo CL) = sum of the outputs;
VDD = supply voltage in V.
HEF4011B
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 21 November 2011
© NXP B.V. 2011. All rights reserved.
5 of 12
5 Page 
NXP Semiconductors
HEF4011B
Quad 2-input NAND gate
Non-automotive qualified products — Unless this data sheet expressly
states that this specific NXP Semiconductors product is automotive qualified,
the product is not suitable for automotive use. It is neither qualified nor tested
in accordance with automotive testing or application requirements. NXP
Semiconductors accepts no liability for inclusion and/or use of
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards, customer
(a) shall use the product without NXP Semiconductors’ warranty of the
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
NXP Semiconductors’ specifications such use shall be solely at customer’s
own risk, and (c) customer fully indemnifies NXP Semiconductors for any
liability, damages or failed product claims resulting from customer design and
use of the product for automotive applications beyond NXP Semiconductors’
standard warranty and NXP Semiconductors’ product specifications.
15.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
16. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: [email protected]
HEF4011B
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 21 November 2011
© NXP B.V. 2011. All rights reserved.
11 of 12
11 Page | ||
| Páginas | Total 12 Páginas | |
| PDF Descargar | [ Datasheet HEF4011B.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| HEF4011B | Quadruple 2-input NAND gate | NXP Semiconductors |
| HEF4011B | Quadruple 2-input NAND gate |  Philips |
| HEF4011UB | Quadruple 2-input NAND gate | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |