|
|
PDF UPD16635 Data sheet ( Hoja de datos )
| Número de pieza | UPD16635 | |
| Descripción | 240-OUTPUT TFT-LCD SOURCE DRIVER | |
| Fabricantes | NEC | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de UPD16635 (archivo pdf) en la parte inferior de esta página. Total 19 Páginas | ||
|
No Preview Available !
DATA SHEET
MOS INTEGRATED CIRCUIT
µPD16635
240-OUTPUT TFT-LCD SOURCE DRIVER
(COMPATIBLE WITH 64 GRAY SCALES)
The µPD16635 is a source driver for TFT-LCDs capable of dealing with displays with 64 gray scales. Data input
is based on digital input configured as 6 bits by 6 dots (2 pixels), which can realize a full-color display of 260,000
colors by output of 64 values γ -corrected by an internal D/A converter and 5-by-2 external power modules. Because
the output dynamic range is as large as 11.5 VP-P, level inversion operation of the LCD’s common electrode is rendered
unnecessary. Also, to be able to deal with full-dot inversion when mounted on a single side, this source driver is
equipped with a built-in 6-bit D/A converter circuit whose odd output pins and even output pins respectively output
gray scale voltages of differing polarity. Assuring a maximum clock frequency of 33 MHz when driving
at 3.0 V, this driver is applicable to SVGA-standard TFT-LCD panels.
FEATURES
• Capable of outputting 64 values by means of 5-by-2 external power modules (10 units) and a D/A converter
• Output dynamic range 11.5 VP-P min. (@ VDD2 = 13.5 V)
• CMOS level input
• Input of 6 bits (gradation data) by 6 dots
• High-speed data transfer: fmax. = 33 MHz (internal data transfer speed when operating at 3.0 V)
• 240 outputs
• Dedicaded full-dot inversion driver
• Single-sided mounting possible (loaded with slim TCP)
ORDERING INFORMATION
Part Number
µPD16635N-×××
Package
TCP (TAB package)
The TCP’s external shape is customized. To order your TCP’s external shape, please contact a NEC salesperson.
Document No. S11420EJ1V0DS00 (1st edition)
Date Published September 1996 P
Printed in Japan
©
1996
Free Datasheet http://www.datasheet4u.com/
1 page  
µPD16635
4. PIN FUNCTIONS
Pin Symbol
S1 to S240
D00 to D05
D10 to D15
D20 to D25
D31 to D35
D40 to D45
D50 to D55
R/L
Pin Name
Driver output
Display data input
Shift direction
switching input
STHR
STHL
CLK
Right shift start
pulse input/output
Left shift start
pulse input/output
Shift clock input
STB
POL
Latch input
Polarity input
V0 to V9
TEST
VDD1
VDD2
VSS1
VSS2
γ -corrected power
supplies
Test pin
Logic power supply
Driver power supply
Logic ground
Driver ground
Description
The D/A converted 64-gray-scale analog voltage is output.
The display data is input with a width of 36 bits, viz., the gray scale data (6 bits) by
6 dots (2 pixels).
DX0: LSB, DX5: MSB
These refer to the start pulse input/output pins when cascades are connected.
The shift directions of the shift registers are as follows.
R/L = H: STHR input, S1 → S240, STHL output
R/L = L : STHL input, S240 → S1, STHR output
R/L = H: Becomes the start pulse input pin.
R/L = L : Becomes the start pulse output pin.
R/L = H: Becomes the start pulse output pin.
R/L = L : Becomes the start pulse input pin.
Refers to the shift register’s shift clock input. The display data is incorporated into
the data register at the rising edge. At the rising edge of the 40th clock after the
start pulse input, the start pulse output reaches the high level, thus becoming the
start pulse of the next-stage driver. The initial-stage driver’s 40th clock becomes
valid as the next-stage driver’s start pulse is input. If 42 clock pulses are input
after input of the start pulse, input of display data is halted automatically. The
contents of the shift register are cleared at the STB’s rising edge.
The contents of the data register are transferred to the latch at the rising edge.
And, at the falling edge, the gray scale voltage is supplied to the driver. It is
necessary to ensure input of one pulse per horizontal period.
POL = L; The S2n–1 output uses V0 to V4 as the reference supply; and the S2n
output uses V5 to V9 as the reference supply.
POL = H; The S2n–1 output uses V5 to V9 as the reference supply; and the S2n
output uses V0 to V4 as the reference supply.
S2n – 1 indicates the odd output; and S2n indicates the even output.
Input of the POL signal is allowed the setup time (tPOL-STB) with respect to STB’s
rising edge.
Input the γ -corrected power supplies from outside. Make sure to maintain the
following relationships. During the gray scale voltage output, be sure to keep the
gray scale level power supply at a constant level.
VDD2 > V0 > V1 > V2 > V3 > V4 > V5 > V6 > V7 > V8 > V9 > VSS2
Set it to “OPEN”.
3.3 V ± 0.3 V
11.0 V to 13.5 V
Grounding
Grounding
Cautions 1. The power start sequence must be VDD1, logic input, and VDD2 & V0 to V9 in that order. Reverse
this sequence to shut down. (Simultaneous power application to VDD2 and V0 to V9 is possible.)
2. To stabilize the supply voltage, please be sure to insert a 0.1 µF bypass capacitor between
VDD1-VSS1 and VDD2-VSS2. Furthermore, for increased precision of the D/A converter, insertion
of a bypass capacitor of about 0.01 µF is also advised between the γ -corrected power supply
terminals (V0, V1, V2, ···, V9) and VSS2.
5
Free Datasheet http://www.datasheet4u.com/
5 Page 
µPD16635
Absolute Maximum Ratings (TA = 25 ˚C, V SS1 = VSS2 = 0 V)
Parameter
Symbol
Logic Part Supply Voltage
VDD1
Driver Part Supply Voltage
VDD2
Logic Part Input Voltage
VI1
Driver Part Input Voltage
VI2
Logic Part Output Voltage
VO1
Driver Part Output Voltage
VO2
Operating Temperature Range TA
Storage Temperature Range
Tstg.
Rating
–0.5 to +6.5
–0.5 to +15.0
–0.5 to VDD1 + 0.5
–0.5 to VDD2 + 0.5
–0.5 to VDD1 + 0.5
–0.5 to VDD2 + 0.5
–10 to +75
–55 to +125
Unit
V
V
V
V
V
V
°C
°C
Recommended Operating Range (TA = –10 to +75 ˚C, V SS1 = VSS2 = 0 V)
Parameter
Logic Part Supply Voltage
Driver Part Supply Voltage
High-Level Input Voltage
Low-Level Input Voltage
γ -Corrected Voltage
Driver Part Output Voltage
Maximum Clock Frequency
Symbol MIN. TYP. MAX. Unit
VDD1
3.0 3.3 3.6
V
VDD2
11.0 13.0 13.5
V
VIH 0.8 VDD1
VDD1
V
VIL 0
0.2 VDD1
V
V0 to V9 VSS2 + 0.1
VDD2 – 0.1 V
VO VSS2 + 0.2
VDD2 – 0.2 V
fmax.
33
MHz
Electrical Specifications (TA = –10 to +75 °C, VDD1 = 3.3 V ±0.3 V, VDD2 = 13.0 V ±0.5 V, VSS1 = VSS2 = 0 V)
Parameter
Input Leak Current
High-Level Output Voltage
Low-level Output Voltage
γ -Corrected Supply Current
Driver Output Current
Symbol
IL
VOH
VOL
IVOH
IVOL
Condition
STHR (STHL), IO = 0 mA
STHR (STHL), IO = 0 mA
V0 – V9 = 10 V
VX – VOUT = 6 V
VX – VOUT = –6 V
MIN. TYP.
VDD1 – 0.1
V0, V9
0.3
0.3
MAX.
±1.0
0.1
0.6
–0.3
Unit
µA
V
V
mA
mA
mA
VX refers to the output voltage of analog output pins S1 to S240.
VOUT refers to the voltage applied to analog output pins S1 to S240.
11
Free Datasheet http://www.datasheet4u.com/
11 Page | ||
| Páginas | Total 19 Páginas | |
| PDF Descargar | [ Datasheet UPD16635.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| UPD16633B | 312 OUTPUT TFT-LCD SORCE DRIVER COMPATIBLE WITH 64 GRAY SCALES | NEC |
| UPD16633BN | 312 OUTPUT TFT-LCD SORCE DRIVER COMPATIBLE WITH 64 GRAY SCALES | NEC |
| UPD16634A | 300-OUTPUT TFT-LCD SOURCE DRIVER COMPATIBLE WITH 64 GRAY SCALE | NEC |
| UPD16634AN | 300-OUTPUT TFT-LCD SOURCE DRIVER COMPATIBLE WITH 64 GRAY SCALE | NEC |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |