|
|
PDF NTD18N06 Data sheet ( Hoja de datos )
| Número de pieza | NTD18N06 | |
| Descripción | Power MOSFET ( Transistor ) | |
| Fabricantes | ON Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de NTD18N06 (archivo pdf) en la parte inferior de esta página. Total 9 Páginas | ||
|
No Preview Available !
NTD18N06
Power MOSFET
18 Amps, 60 Volts
N−Channel DPAK
Designed for low voltage, high speed switching applications in
power supplies, converters and power motor controls and bridge
circuits.
Features
• Pb−Free Packages are Available
Typical Applications
• Power Supplies
• Converters
• Power Motor Controls
• Bridge Circuits
MAXIMUM RATINGS (TJ = 25°C unless otherwise noted)
Rating
Symbol Value
Unit
Drain−to−Source Voltage
Drain−to−Gate Voltage (RGS = 10 MW)
Gate−to−Source Voltage
− Continuous
− Non−repetitive (tpv10 ms)
Drain Current
− Continuous @ TA = 25°C
− Continuous @ TA = 100°C
− Single Pulse (tpv10 ms)
Total Power Dissipation @ TA = 25°C
Derate above 25°C
Total Power Dissipation @ TA = 25°C (Note 2)
Operating and Storage Temperature Range
VDSS
VDGR
VGS
VGS
ID
ID
IDM
PD
TJ, Tstg
Single Pulse Drain−to−Source Avalanche
Energy − Starting TJ = 25°C
(VDD = 50 Vdc, VGS = 5.0 Vdc,
L = 1.0 mH, IL(pk) = 12 A, VDS = 60 Vdc)
Thermal Resistance
− Junction−to−Case
− Junction−to−Ambient (Note 1)
− Junction−to−Ambient (Note 2)
EAS
RqJC
RqJA
RqJA
60
60
"20
"30
Vdc
Vdc
Vdc
18
10
54
55
0.36
2.1
−55 to
+175
72
Adc
Apk
W
W/°C
W
°C
mJ
°C/W
2.73
100
71.4
Maximum Lead Temperature for Soldering
Purposes, 1/8″ from case for 10 seconds
TL 260 °C
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recom-
mended Operating Conditions is not implied. Extended exposure to stresses
above the Recommended Operating Conditions may affect device reliability.
1. When surface mounted to an FR−4 board using the minimum recommended
pad size.
2. When surface mounted to an FR−4 board using the 0.5 sq in drain pad size.
http://onsemi.com
V(BR)DSS
60 V
RDS(on) TYP
51 mW
ID MAX
18 A
N−Channel
D
G
S
12
3
1 23
4 DPAK
CASE 369C
STYLE 2
MARKING
DIAGRAMS
4
Drain
1
Gate
2
Drain
3
Source
4
DPAK−3
CASE 369D
STYLE 2
4
Drain
12 3
Gate Drain Source
18N06
Y
WW
G
= Device Code
= Year
= Work Week
= Pb−Free Device
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 7 of this data sheet.
© Semiconductor Components Industries, LLC, 2006
March, 2006 − Rev. 2
1
Publication Order Number:
NTD18N06/D
Free Datasheet http://www.datasheet4u.com/
1 page  
NTD18N06
12 1000
10
8
6 Q1
QT
Q2
VGS
4
2
0
04
ID = 18 A
TJ = 25°C
8 12 16
QG, TOTAL GATE CHARGE (nC)
Figure 8. Gate−To−Source and Drain−To−Source
Voltage versus Total Charge
100
10
1
1
td(off)
tf
tr
td(on)
VDS = 30 V
ID = 18 A
VGS = 10 V
10
RG, GATE RESISTANCE (W)
Figure 9. Resistive Switching Time
Variation versus Gate Resistance
100
DRAIN−TO−SOURCE DIODE CHARACTERISTICS
20
VGS = 0 V
16 TJ = 25°C
12
8
4
0
0.6 0.68 0.76 0.84 0.92
VSD, SOURCE−TO−DRAIN VOLTAGE (VOLTS)
1
Figure 10. Diode Forward Voltage versus Current
SAFE OPERATING AREA
The Forward Biased Safe Operating Area curves define
the maximum simultaneous drain−to−source voltage and
drain current that a transistor can handle safely when it is
forward biased. Curves are based upon maximum peak
junction temperature and a case temperature (TC) of 25°C.
Peak repetitive pulsed power limits are determined by using
the thermal response data in conjunction with the procedures
discussed in AN569, “Transient Thermal Resistance −
General Data and Its Use.”
Switching between the off−state and the on−state may
traverse any load line provided neither rated peak current
(IDM) nor rated voltage (VDSS) is exceeded and the
transition time (tr,tf) do not exceed 10 ms. In addition the total
power averaged over a complete switching cycle must not
exceed (TJ(MAX) − TC)/(RqJC).
A Power MOSFET designated E−FET can be safely used
in switching circuits with unclamped inductive loads. For
reliable operation, the stored energy from circuit inductance
dissipated in the transistor while in avalanche must be less
than the rated limit and adjusted for operating conditions
differing from those specified. Although industry practice is
to rate in terms of energy, avalanche energy capability is not
a constant. The energy rating decreases non−linearly with an
increase of peak current in avalanche and peak junction
temperature.
Although many E−FETs can withstand the stress of
drain−to−source avalanche at currents up to rated pulsed
current (IDM), the energy rating is specified at rated
continuous current (ID), in accordance with industry custom.
The energy rating must be derated for temperature as shown
in the accompanying graph (Figure 12). Maximum energy at
currents below rated continuous ID can safely be assumed to
equal the values indicated.
http://onsemi.com
5
Free Datasheet http://www.datasheet4u.com/
5 Page | ||
| Páginas | Total 9 Páginas | |
| PDF Descargar | [ Datasheet NTD18N06.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| NTD18N06 | Power MOSFET ( Transistor ) | ON Semiconductor |
| NTD18N06L | Power MOSFET ( Transistor ) | ON Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |