|
|
PDF ADP5040 Data sheet ( Hoja de datos )
| Número de pieza | ADP5040 | |
| Descripción | Micro PMU | |
| Fabricantes | Analog Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ADP5040 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
Data Sheet
Micro PMU with 1.2 A Buck Regulator
and Two 300 mA LDOs
ADP5040
FEATURES
GENERAL DESCRIPTION
Input voltage range: 2.3 V to 5.5 V
One 1.2 A buck regulator
Two 300 mA LDOs
20-lead, 4 mm × 4 mm LFCSP package
Overcurrent and thermal protection
Soft start
Undervoltage lockout
Buck key specifications
Output voltage range: 0.8 V to 3.8 V
Current mode topology for excellent transient response
3 MHz operating frequency
Peak efficiency up to 96%
Uses tiny multilayer inductors and capacitors
Mode pin selects forced PWM or auto PWM/PSM modes
100% duty cycle low dropout mode
LDOs key specifications
Output voltage range: 0.8 V to 5.2 V
Low VIN from 1.7 V to 5.5 V
Stable with 2.2 µF ceramic output capacitors
High PSRR
Low output noise
Low dropout voltage
−40°C to +125°C junction temperature range
The ADP5040 combines one high performance buck regulator
and two low dropout regulators (LDO) in a small 20-lead
LFCSP to meet demanding performance and board space
requirements.
The high switching frequency of the buck regulator enables the use
of tiny multilayer external components and minimizes board space.
When the MODE pin is set to logic high, the buck regulator
operates in forced pulse width modulation (PWM) mode.
When the MODE pin is set to logic low, the buck regulator
operates in PWM mode when the load is around the nominal
value. When the load current falls below a predefined threshold
the regulator operates in power save mode (PSM) improving
the light-load efficiency. The low quiescent current, low
dropout voltage, and wide input voltage range of the ADP5040
LDOs extend the battery life of portable devices. The ADP5040
LDOs maintain a power supply rejection greater than 60 dB for
frequencies as high as 10 kHz while operating with a low headroom
voltage.
Each regulator in the ADP5040 is activated by a high level on
the respective enable pin. The output voltages of the regulators
http://www.DataSheet4U.com/ are programmed though external resistor dividers to address a
variety of applications.
FUNCTIONAL BLOCK DIAGRAM
VOUT1
RFILT = 30Ω
AVIN
VIN1 = 2.3V TO
5.5V
C5
4.7µF
VIN2 = 1.7V
TO 5.5V
C1
1µF
AVIN
VIN1
BUCK
ON
OFF
EN1
VIN2
ON
OFF
EN2
EN_BK
LDO1
(DIGITAL)
EN_LDO1
L1
1µH
SW
FB1
R2 R1
VOUT1 AT
1.2A
C6
10µF
PGND
MODE
VOUT2
FB2
R4
FPWM
PSM/PWM
VOUT2 AT
300mA
R3
C2
2.2µF
ON
OFF
EN3
VIN3 = 1.7V
TO 5.5V
VIN3
C3
1µF
EN_LDO2
LDO2
(ANALOG)
AGND
VOUT3
FB3
R3
R7
VOUT3 AT
300mA
C4
2.2µF
Figure 1.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2011 Analog Devices, Inc. All rights reserved.
1 page  
Data Sheet
ADP5040
Parameter
POWER SUPPLY REJECTION
RATIO
Symbol
PSRR
Conditions
1 kHz, VIN2, VIN3 = 3.3 V, VOUT2, VOUT3 = 2.8 V,
IOUT = 100 mA
100 kHz, VIN2,VIN3 = 3.3 V, VOUT2,VOUT3 = 2.8 V,
IOUT = 100 mA
1 MHz, VIN2, VIN3 = 3.3 V, VOUT2, VOUT3 = 2.8 V,
IOUT = 100 mA
Min Typ Max
66
57
60
Unit
dB
dB
dB
1 All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC).
2 This is the input current into VIN2 and VIN3, which is not delivered to the output load.
3 Based on an end-point calculation using 1 mA and 300 mA loads.
4 Dropout voltage is defined as the input-to-output voltage differential when the input voltage is set to the nominal output voltage. This applies only for output
voltages above 1.7 V.
5 Current-limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 3.0 V
output voltage is defined as the current that causes the output voltage to drop to 90% of 3.0 V, or 2.7 V.
INPUT AND OUTPUT CAPACITOR, RECOMMENDED SPECIFICATIONS
Table 4.
Parameter
INPUT CAPACITANCE (BUCK)1
OUTPUT CAPACITANCE (BUCK)2
INPUT AND OUTPUT CAPACITANCE3 (LDO1, LDO2)
CAPACITOR ESR
Symbol
CMIN1
CMIN2
CMIN34
RESR
Conditions
TJ = −40°C to +125°C
TJ = −40°C to +125°C
TJ = −40°C to +125°C
TJ = −40°C to +125°C
Min Typ Max Unit
4.7 40 µF
7 40 µF
0.70 µF
0.001
1Ω
1 The minimum input capacitance should be greater than 4.7 µF over the full range of operating conditions. The full range of operating conditions in the application
must be considered during device selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended, whereas
Y5V and Z5U capacitors are not recommended for use with the buck.
2 The minimum output capacitance should be greater than 7 µF over the full range of operating conditions. The full range of operating conditions in the application
must be considered during device selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended, whereas
Y5V and Z5U capacitors are not recommended for use with the buck.
3 The minimum input and output capacitance should be greater than 0.70 µF over the full range of operating conditions. The full range of operating conditions in the
application must be considered during device selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended,
whereas Y5V and Z5U capacitors are not recommended for use with LDOs.
http://www.DataSheet4U.com/
Rev. 0 | Page 5 of 40
5 Page 
Data Sheet
100
90
80
70
60
50
40
30
20
10
0
0.0001
0.001
0.01
0.1
OUTPUT CURRENT (A)
VIN = 2.4V
VIN = 3.6V
VIN = 4.5V
VIN = 5.5V
1
Figure 21. Buck Efficiency vs. Load Current, Across Input Voltage,
VOUT1 = 1.8 V, Auto Mode
100
90
80
70
60
50
40
30
20
10
0
0.001
0.01 0.1
OUTPUT CURRENT (A)
VIN = 2.4V
VIN = 3.6V
VIN = 4.5V
VIN = 5.5V
1
Figure 22. Buck Efficiency vs. Load Current, Across Input Voltage,
VOUT1 = 1.8 V, PWM Mode
100
90
80
70
60
50
40
30
20
10
0
0.0001
0.001
0.01
0.1
OUTPUT CURRENT (A)
VIN = 2.4V
VIN = 3.6V
VIN = 4.5V
VIN = 5.5V
1
Figure 23. Buck Efficiency vs. Load Current, Across Input Voltage,
VOUT1 = 1.2 V, Auto Mode
ADP5040
http://www.DataSheet4U.com/
100
90
80
70
60
50
40
30
20
10
0
0.001
0.01
VIN = 2.4V
VIN = 3.6V
VIN = 4.5V
VIN = 5.5V
0.1 1
OUTPUT CURRENT (A)
Figure 24. Buck Efficiency vs. Load Current, Across Input Voltage,
VOUT1 = 1.2 V, PWM Mode
100
90
80
70
60
50
40
30
20
10
0
0.0001
0.001
0.01
–40°C
+25°C
+85°C
0.1 1
OUTPUT CURRENT (A)
Figure 25. Buck Efficiency vs. Load Current, Across Temperature,
VIN = 5.0 V, VOUT1 = 3.3 V, Auto Mode
100
90
80
70
60
50
40
30
20
10
0
0.001
0.01
–40°C
+25°C
+85°C
0.1 1
OUTPUT CURRENT (A)
Figure 26. Buck Efficiency vs. Load Current, Across Temperature,
VIN = 5.0 V, VOUT1 = 3.3 V, PWM Mode
Rev. 0 | Page 11 of 40
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet ADP5040.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ADP5040 | Micro PMU | Analog Devices |
| ADP5041 | Micro PMU | Analog Devices |
| ADP5042 | Micro PMU | Analog Devices |
| ADP5043 | Micro PMU | Analog Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |