|
|
PDF H27UCG8T2M Data sheet ( Hoja de datos )
| Número de pieza | H27UCG8T2M | |
| Descripción | 64Gb (8192M x 8bit) NAND Flash | |
| Fabricantes | Hynix | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de H27UCG8T2M (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
H27UCG8T2M Series
64Gb (8192M x 8bit) NAND Flash
64Gb Flash
H27UCG8T2M
http://www.DataSheet4U.net/
Rev 1.0/ Aug. 2010
1
datasheet pdf - http://www.DataSheet4U.net/
1 page  
1.2. PIN DESCRIPTION
H27UCG8T2M Series
64Gb (8192M x 8bit) NAND Flash
Pin Name
Description
I/O0-I/O7
DATA INPUTS/OUTPUTS
The I/O pins is used to COMMAND LATCH cycle, ADDRESS INPUT cycle, and DATA in-out cycles during
read / write operations. The I/O pins float to High-Z when the device is deselected or the outputs are
disabled.
COMMAND LATCH ENABLE
CLE This input activates the latching of the I/O inputs inside the Command Register on the Rising edge of Write
Enable (WE#).
ADDRESS LATCH ENABLE
ALE This input activates the latching of the I/O inputs inside the Address Register on the Rising edge of Write
Enable (WE#).
CHIP ENABLE
This input controls the selection of the device. When the device is busy, CE# low does not deselect the
CE# memory. The device goes into Stand-by mode when CE# goes High during the device is in Ready state.
The CE# signal is ignored when device is in Busy state, and will not enter Standby mode even if the CE#
goes high.
WE#
WRITE ENABLE
This input acts as clock to latch Command, Address and Data. The I/O inputs are latched on the rise edge
of WE#.
READ ENABLE
RE# The RE# input is the serial data-out control, and when active drives the data onto the I/O bus. Data is
valid tREA after the falling edge of RE# which also increments the internal column address counter by one.
WP#
WRITE PROTECT
The WP# pin, when Low, provides a hardware protection against undesired write operations. Hardware
http://www.DataSheet4U.net/
Write Protection is activated when the Write Protect pin is low. In this condition modify operation do not
start and the content of the memory is not altered. Write Protect pin is not latched by Write Enable to
ensure the protection even during the power up phases.
R/B#
READY / BUSY
The Ready/Busy output is an Open Drain pin that signals the state of the memory.
VccQ SUPPLY VOLTAGE FOR I/O BUFFER
VssQ
GROUND FOR I/O BUFFER
Vcc
SUPPLY VOLTAGE
The VCC supplies the power for all the operations. (Read, Write, and Erase).
Vss GROUND
NC NO CONNECTED
Note:
A 0.1uF capacitor should be connected between the Vcc Supply Voltage pin and the Vss Ground pin to decouple the
current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during pro
gram and erase operations.
Rev 1.0 / Aug. 2010
5
datasheet pdf - http://www.DataSheet4U.net/
5 Page 
H27UCG8T2M Series
64Gb (8192M x 8bit) NAND Flash
1.6. Command Set
FUNCTION
PAGE READ
READ FOR COPY-BACK
RANDOM DATA OUTPUT1)
SINGLE/multi plane CACHE READ5)
SINGLE/multi plane CACHE READ END5)
READ ID
READ STATUS REGISTER
PAGE PGM (start) / CACHE PGM 5)(end)
RANDOM DATA INPUT 1)
COPY-BACK PGM
CACHE PGM (start) 5)
BLOCK ERASE
RESET
multi plane PAGE READ
multi plane CACHE READ START5) 6)
multi plane READ FOR COPY-BACK
multi plane BLOCK ERASE
multi plane DATA OUTPUT 1) 3)
multi plane READ STATUS REGISTER
MULTI-PLANE READ STATUS REGISTER
(legacy)
multi plane PAGE PGM / multi plane
CACHE PGM (end)
multi plane COPY-BACK PGM
MULTI PLANE CACHE PGM (start) 5)
CACHE READ ENHANCED
MULTI-PLANE CACHE READ ENHANCED
1st
Cycle
Number of
Address
cycles
Data
input
cycles
2nd
Cycle
00h 5
00h 5
- 30h
- 35h
05h 2
- E0h
31h -
--
3Fh -
--
90h 1 - -
70h -
--
80h 5 Yes 10h
85h 2 Yes -
85h
5
option
10h
80h 5 Yes 15h
60h 3
FFh -
60h 3
- D0h
--
- 60h
60h 3
-
http://www.DataSheet4U.net/
60h
60h 3
60h 3
- 60h
- 60h
00h 5
- 05h
78h 3 - -
75h -
--
Number
of
Address
cycles
-
-
-
-
-
-
-
-
-
-
-
-
3
3
3
3
2
-
-
Data
input
cycles
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
80h
5
Yes 11h~81h2)
5
Yes
85h
5
option 11h~81h2)
5
option
80h
5
Yes 11h~81h2)
5
Yes
00h 5
- 31h
-
-
60h 3
- 60h
3
-
3rd
Cycle
Acceptable
command
during busy
- No
- No
- No
- No
- No
- No
- Yes
- No
- No
- No
- No
- No
- Yes
30h No
33h No
35h No
D0h No
E0h No
- Yes
- Yes
10h No
10h No
15h No
- No
31h No
Rev 1.0 / Aug. 2010
11
datasheet pdf - http://www.DataSheet4U.net/
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet H27UCG8T2M.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| H27UCG8T2ATR-BC | 64Gb(8192M x 8bit) Legacy MLC NAND Flash | Hynix |
| H27UCG8T2BTR-BC | F20 64Gb MLC NAND Flash Memory | Hynix |
| H27UCG8T2BYR-BC | 64Gb(8192M x 8bit) MLC NAND Flash | Hynix |
| H27UCG8T2M | 64Gb (8192M x 8bit) NAND Flash | Hynix |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |