DataSheetWiki


GS8170DW72C-300 fiches techniques PDF

GSI Technology - (GS8170DW36C / GS8170DW72C) Double Late Write SigmaRAM

Numéro de référence GS8170DW72C-300
Description (GS8170DW36C / GS8170DW72C) Double Late Write SigmaRAM
Fabricant GSI Technology 
Logo GSI Technology 





1 Page

No Preview Available !





GS8170DW72C-300 fiche technique
Preliminary
GS8170DW36/72C-333/300/250/200
209-Bump BGA
Commercial Temp
Industrial Temp
Σ18Mb
1x1Dp CMOS I/O
200 MHz–333 MHz
1.8 V VDD
Double Late Write SigmaRAM™
1.8 V I/O
Features
• Double Late Write mode, Pipelined Read mode
• JEDEC-standard SigmaRAMpinout and package
• 1.8 V +150/–100 mV core power supply
• 1.8 V CMOS Interface
• ZQ controlled user-selectable output drive strength
• Dual Cycle Deselect
• Burst Read and Write option
• Fully coherent read and write pipelines
• Echo Clock outputs track data output drivers
• Byte write operation (9-bit bytes)
• 2 user-programmable chip enable inputs
• IEEE 1149.1 JTAG-compliant Serial Boundary Scan
• 209-bump, 14 mm x 22 mm, 1 mm bump pitch BGA package
• Pin-compatible with future 36Mb, 72Mb, and 144Mb
devices
Bottom View
Key Fast Bin Specs
Cycle Time
Symbol
tKHKH
- 333
3.0 ns
209-Bump, 14 mm x 22 mm BGA
1 mm Bump Pitch, 11 x 19 Bump Array
Access Time
tKHQV
1.6 ns
Functional Description
www.DataSheet.co.kr
SigmaRAM Family Overview
GS8170DW36/72 SigmaRAMs are built in compliance with
the SigmaRAM pinout standard for synchronous SRAMs.
They are 18,874,368-bit (18Mb) SRAMs. This family of wide,
very low voltage CMOS I/O SRAMs is designed to operate at
the speeds needed to implement economical high performance
networking systems.
Because SigmaRAMs are synchronous devices, address data
inputs and read/write control inputs are captured on the rising
edge of the input clock. Write cycles are internally self-timed
and initiated by the rising edge of the clock input. This feature
eliminates complex off-chip write pulse generation required by
asynchronous SRAMs and simplifies input signal timing.
ΣRAMs support pipelined reads utilizing a rising-edge-
triggered output register. They also utilize a Dual Cycle
Deselect (DCD) output deselect protocol.
ΣRAMs are offered in a number of configurations including
Late Write, Double Late Write, and Double Data Rate (DDR).
The logical differences between the protocols employed by
these RAMs mainly involve various approaches to write
cueing and data transfer rates. The ΣRAMfamily standard
allows a user to implement the interface protocol best suited to
the task at hand.
ΣRAMs are implemented with high performance CMOS
technology and are packaged in a 209-bump BGA.
Rev: 2.01 5/2003
1/30
© 2002, GSI Technology, Inc.
Specifications cited are design targets and are subject to change without notice. For latest documentation contact your GSI representative.
Datasheet pdf - http://www.DataSheet4U.net/

PagesPages 30
Télécharger [ GS8170DW72C-300 ]


Fiche technique recommandé

No Description détaillée Fabricant
GS8170DW72C-300 (GS8170DW36C / GS8170DW72C) Double Late Write SigmaRAM GSI Technology
GSI Technology

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche