|
|
Número de pieza | W9464G6IB | |
Descripción | 1M X 4 BANKS X 16 BITS DDR SDRAM | |
Fabricantes | Winbond | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de W9464G6IB (archivo pdf) en la parte inferior de esta página. Total 51 Páginas | ||
No Preview Available ! www.DataSheet.co.kr
W9464G6IB
1M × 4 BANKS × 16 BITS DDR SDRAM
Table of Contents-
1. GENERAL DESCRIPTION ......................................................................................................... 4
2. FEATURES ................................................................................................................................. 4
3. KEY PARAMETERS ................................................................................................................... 5
4. BALL CONFIGURATION ............................................................................................................ 6
5. BALL DESCRIPTION.................................................................................................................. 7
6. BLOCK DIAGRAM ...................................................................................................................... 8
7. FUNCTIONAL DESCRIPTION.................................................................................................... 9
7.1 Power Up Sequence....................................................................................................... 9
7.2 Command Function ...................................................................................................... 10
7.2.1
Bank Activate Command ........................................................................................10
7.2.2
Bank Precharge Command ....................................................................................10
7.2.3
Precharge All Command ........................................................................................10
7.2.4
Write Command......................................................................................................10
7.2.5
Write with Auto-precharge Command.....................................................................10
7.2.6
Read Command .....................................................................................................10
7.2.7
Read with Auto-precharge Command ....................................................................10
7.2.8
Mode Register Set Command ................................................................................11
7.2.9
Extended Mode Register Set Command ................................................................11
7.2.10
No-Operation Command ........................................................................................11
7.2.11
Burst Read Stop Command....................................................................................11
7.2.12
Device Deselect Command ....................................................................................11
7.2.13
Auto Refresh Command .........................................................................................11
7.2.14
Self Refresh Entry Command .................................................................................12
7.2.15
Self Refresh Exit Command ...................................................................................12
7.2.16
Data Write Enable /Disable Command ...................................................................12
7.3 Read Operation............................................................................................................. 12
7.4 Write Operation............................................................................................................. 13
7.5 Precharge ..................................................................................................................... 13
7.6 Burst Termination.......................................................................................................... 13
7.7 Refresh Operation......................................................................................................... 13
7.8 Power Down Mode ....................................................................................................... 14
7.9 Input Clock Frequency Change during Precharge Power Down Mode........................ 14
7.10 Mode Register Operation.............................................................................................. 14
7.10.1
Burst Length field (A2 to A0)...................................................................................14
Publication Release Date:Oct. 16, 2008
- 1 - Revision A01
Datasheet pdf - http://www.DataSheet4U.net/
1 page www.DataSheet.co.kr
W9464G6IB
3. KEY PARAMETERS
SYMBOL
DESCRIPTION
CL = 2
tCK Clock Cycle Time
CL = 2.5
tRAS
tRC
IDD0
IDD1
IDD2F
IDD2Q
IDD4R
IDD4W
IDD5
IDD6
CL = 3
Active to Precharge Command Period
Active to Ref/Active Command Period
Operating Current: One Bank Active-Precharge
Operating Current: One Bank Active-Read-Precharge
Precharge floating standby current
Precharge quiet standby current
Burst Operation Read Current
Burst Operation Write Current
Auto Refresh Current
Self Refresh Current
MIN./MAX.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Min.
Max.
Max.
Max.
Max.
Max.
Max.
Max.
Max.
-5
7.5 nS
10 nS
6 nS
10 nS
5 nS
10 nS
40 nS
55 nS
120 mA
140 mA
50 mA
50 mA
185 mA
180 mA
210 mA
2.5 mA
Publication Release Date:Oct. 16, 2008
- 5 - Revision A01
Datasheet
5 Page www.DataSheet.co.kr
W9464G6IB
Internal precharge operation begins after BL/2 cycle from Read with Auto-precharge command.
2. tRCD(min) ≤ READA < tRAS(min) – (BL/2) x tCK
Data can be read with shortest latency, but the internal Precharge operation does not begin until
after tRAS (min) has completed.
This command must not be interrupted by any other command.
7.2.8 Mode Register Set Command
( RAS = “L”, CAS = “L”, WE = “L”, BA0 = “L”, BA1 = “L”, A0 to A11 = Register Data)
The Mode Register Set command programs the values of CAS Latency, Addressing Mode, Burst
Length and DLL reset in the Mode Register. The default values in the Mode Register after power-
up are undefined, therefore this command must be issued during the power-up sequence. Also,
this command can be issued while all banks are in the idle state. Refer to the table for specific
codes.
7.2.9 Extended Mode Register Set Command
( RAS = “L”, CAS = “L”, WE = “L”, BA0 = “H”, BA1 = “L”, A0 to A11 = Register data)
The Extended Mode Register Set command can be implemented as needed for function
extensions to the standard (SDR-SDRAM). Currently the only available mode in EMRS is DLL
enable/disable, decoded by A0. The default value of the extended mode register is not defined;
therefore this command must be issued during the power-up sequence for enabling DLL. Refer to
the table for specific codes.
7.2.10 No-Operation Command
( RAS = “H”, CAS = “H”, WE = “H”)
The No-Operation command simply performs no operation (same command as Device Deselect).
7.2.11 Burst Read Stop Command
( RAS = “H”, CAS = “H”, WE = “L”)
The Burst stop command is used to stop the burst operation. This command is only valid during a
Burst Read operation.
7.2.12 Device Deselect Command
( CS = “H”)
The Device Deselect command disables the command decoder so that the RAS , CAS ,
WE and Address inputs are ignored. This command is similar to the No-Operation command.
7.2.13 Auto Refresh Command
( RAS = “L”, CAS = “L”, WE = “H”, CKE = “H”, BA0, BA1, A0 to A11 = Don’t Care)
AUTO REFRESH is used during normal operation of the DDR SDRAM and is analogous to CAS–
BEFORE–RAS (CBR) refresh in previous DRAM types. This command is non persistent, so it
must be issued each time a refresh is required.
The refresh addressing is generated by the internal refresh controller. This makes the address
bits ”Don’t Care” during an AUTO REFRESH command. The DDR SDRAM requires AUTO RE-
FRESH cycles at an average periodic interval of tREFI (maximum).
- 11 -
Publication Release Date:Oct. 16, 2008
Revision A01
Datasheet pdf - http://www.DataSheet4U.net/
11 Page |
Páginas | Total 51 Páginas | |
PDF Descargar | [ Datasheet W9464G6IB.PDF ] |
Número de pieza | Descripción | Fabricantes |
W9464G6IB | 1M X 4 BANKS X 16 BITS DDR SDRAM | Winbond |
W9464G6IH | 1M X 4 BANKS X 16 BITS DDR SDRAM | Winbond |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |