|
|
PDF AD9239 Data sheet ( Hoja de datos )
| Número de pieza | AD9239 | |
| Descripción | 170 MSPS/210 MSPS/250 MSPS Serial Output 1.8 V ADC | |
| Fabricantes | Analog Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AD9239 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
Data Sheet
Quad, 12-Bit, 170 MSPS/210 MSPS/250 MSPS
Serial Output 1.8 V ADC
AD9239
FEATURES
4 ADCs in 1 package
Coded serial digital outputs with ECC per channel
On-chip temperature sensor
−95 dB channel-to-channel crosstalk
SNR = 65 dBFS with AIN = 85 MHz at 250 MSPS
SFDR = 77 dBc with AIN = 85 MHz at 250 MSPS
Excellent linearity
DNL = ±0.3 LSB (typical)
INL = ±0.7 LSB (typical)
780 MHz full power analog bandwidth
Power dissipation = 380 mW per channel at 250 MSPS
1.25 V p-p input voltage range, adjustable up to 1.5 V p-p
1.8 V supply operation
Clock duty cycle stabilizer
Serial port interface features
Power-down modes
Digital test pattern enable
Programmable header
Programmable pin functions (PGMx, PDWN)
APPLICATIONS
Communication receivers
Cable head end equipment/M-CMTS
Broadband radios
Wireless infrastructure transceivers
Radar/military-aerospace subsystems
Test equipment
GENERAL DESCRIPTION
The AD9239 is a quad, 12-bit, 250 MSPS analog-to-digital
converter (ADC) with an on-chip temperature sensor and a
high speed serial interface. It is designed to support digitizing
high frequency, wide dynamic range signals with an input
bandwidth up to 780 MHz. The output data are serialized and
presented in packet format, consisting of channel-specific
information, coded samples, and error correction code.
The ADC requires a single 1.8 V power supply and the input
clock may be driven differentially with a sine wave, LVPECL,
TTL, or LVDS. A clock duty cycle stabilizer allows high
performance at full speed with a wide range of clock duty
cycles. The on-chip reference eliminates the need for external
decoupling and can be adjusted by means of SPI control.
Various power-down and standby modes are supported. The
ADC typically consumes 145 mW per channel with the digital
link still in operation when standby operation is enabled.
FUNCTIONAL BLOCK DIAGRAM
AVDD
PDWN
DRVDD
DRGND
VIN + A
VIN – A
VCM A
VIN + B
VIN – B
VCM B
VIN + C
VIN – C
VCM C
VIN + D
VIN – D
VCM D
RBIAS
TEMPOUT
AD9239
BUF SHA
PIPELINE
ADC
12
DOUT + A
CHANNEL A
DOUT – A
BUF SHA
PIPELINE
ADC
12
DOUT + B
CHANNEL B
DOUT – B
BUF SHA
PIPELINE
ADC
12
DOUT + C
CHANNEL C
DOUT – C
BUF SHA
PIPELINE
ADC
12
DOUT + D
CHANNEL D
DOUT – D
REFERENCE
SERIAL
PORT
DATA RATE
MULTIPLIER
PGM3
PGM2
PGM1
PGM0
RESET
SCLK SDI/ SDO CSB
SDIO
CLK+ CLK–
Figure 1.
Fabricated on an advanced CMOS process, the AD9239 is avail-
able in a Pb-free/RoHS-compliant, 72-lead LFCSP package. It is
specified over the industrial temperature range of −40°C to +85°C.
PRODUCT HIGHLIGHTS
1. Four ADCs are contained in a small, space-saving package.
2. An on-chip PLL allows users to provide a single ADC
sampling clock, and the PLL distributes and multiplies up
to produce the corresponding data rate clock.
3. Coded data rate supports up to 4.0 Gbps per channel.
Coding includes scrambling to ensure proper dc common
mode, embedded clock, and error correction.
4. The AD9239 operates from a single 1.8 V power supply.
5. Flexible synchronization schemes and programmable
mode pins.
6. On-chip temperature sensor.
Rev. E
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityisassumedbyAnalogDevices for itsuse,nor foranyinfringementsofpatentsor other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2008–2014 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
1 page  
AD9239
Data Sheet
AC SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, TMIN = −40°C, TMAX = +85°C, 1.25 V p-p differential input, AIN = −1.0 dBFS, DCS enabled, unless
otherwise noted.
Table 2.
Parameter1
SIGNAL-TO-NOISE RATIO (SNR)
fIN = 9.7 MHz
fIN = 84.3 MHz
fIN = 170.3 MHz
fIN = 240.3 MHz
SIGNAL-TO-NOISE RATIO (SINAD)
fIN = 9.7 MHz
fIN = 84.3 MHz
fIN = 170.3 MHz
fIN = 240.3 MHz
EFFECTIVE NUMBER OF BITS (ENOB)
fIN = 9.7 MHz
fIN = 84.3 MHz
fIN = 170.3 MHz
fIN = 240.3 MHz
WORST HARMONIC (SECOND)
fIN = 9.7 MHz
fIN = 84.3 MHz
fIN = 170.3 MHz
fIN = 240.3 MHz
WORST HARMONIC (THIRD)
fIN = 9.7 MHz
fIN = 84.3 MHz
fIN = 170.3 MHz
fIN = 240.3 MHz
WORST OTHER (EXCLUDING SECOND OR THIRD)
fIN = 9.7 MHz
fIN = 84.3 MHz
fIN = 170.3 MHz
fIN = 240.3 MHz
TWO-TONE INTERMOD DISTORTION (IMD)
fIN1 = 140.2 MHz, fIN2 = 141.3 MHz,
AIN1 and AIN2 = −7.0 dBFS
fIN1 = 170.2 MHz, fIN2 = 171.3 MHz,
AIN1 and AIN2 = −7.0 dBFS2
AD9239BCPZ-170 AD9239BCPZ-210 AD9239BCPZ-250
Temp Min Typ Max Min Typ Max Min Typ Max Unit
25°C
Full 63.5 64.5
25°C
25°C 64.1
63.2 64.2
63.2
64.5
63.1 64.1
63.9
63.3
dB
dB
dB
dB
25°C
Full 63.3 64.4
25°C
25°C 63.9
62.8 63.9
63
64.2
62.8 63.8
63.1
63.1
dB
dB
dB
dB
25°C
Full 10.2 10.4
25°C
25°C 10.3
10.1 10.3
10.2
10.4
10.1 10.3
4
10.2
10.2
Bits
Bits
Bits
Bits
25°C 90 dBc
Full
87.5 78.6
86 77
86 74.5 dBc
25°C 76 dBc
25°C 82 80 82 dBc
25°C 78 dBc
Full
79 74
76 72.6
76 72.5 dBc
25°C 74 dBc
25°C 84 77 80 dBc
25°C 85 dBc
Full
96 86
90 83.7
94 83.6 dBc
25°C 85 dBc
25°C 88 88 85 dBc
25°C 78 77 76 dBc
25°C 77 76 dBc
1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and details on how these tests were completed.
2 Tested at 210 MSPS and 250 MSPS only.
Rev. E | Page 4 of 40
5 Page 
AD9239
Pin No.
37
38
39
40
44
45
47
50
51
52
53
56
58
59
67
68
70
1, 5, 6, 19, 36,
49, 54, 63, 72
Mnemonic
SDO
SDI/SDIO
SCLK
CSB
VIN + A
VIN − A
VCM A
PGM3
PGM2
PGM1
PGM0
VCM B
VIN − B
VIN + B
VIN + C
VIN − C
VCM C
NC
Description
Serial Data Output. Used for 4-wire SPI interface.
Serial Data Input/Serial Data IO for 3-Wire SPI Interface.
Serial Clock.
Chip Select Bar.
ADC A Analog Input True.
ADC A Analog Input Complement.
Common-Mode Output Voltage Reference.
Optional Pin to be Programmed by Customer.
Optional Pin to be Programmed by Customer.
Optional Pin to be Programmed by Customer.
Optional Pin to be Programmed by Customer.
Common-Mode Output Voltage Reference.
ADC B Analog Input Complement.
ADC B Analog Input True.
ADC C Analog Input True.
ADC C Analog Input Complement.
Common-Mode Output Voltage Reference.
No Connection.
Data Sheet
Rev. E | Page 10 of 40
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet AD9239.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AD9230 | 1.8 V Analog-to-Digital Converter | Analog Devices |
| AD9233 | Analog-to-Digital Converter | Analog Devices |
| AD9234 | Dual Analog-to-Digital Converter | Analog Devices |
| AD9235 | 3V A/D Converter | Analog Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |