DataSheetWiki


IDT72V36103 fiches techniques PDF

Integrated Device Technology - 3.3 VOLT CMOS SyncFIFO

Numéro de référence IDT72V36103
Description 3.3 VOLT CMOS SyncFIFO
Fabricant Integrated Device Technology 
Logo Integrated Device Technology 





1 Page

No Preview Available !





IDT72V36103 fiche technique
3.3 VOLT CMOS SyncFIFOTM WITH BUS-MATCHING
16,384 x 36
32,768 x 36
65,536 x 36
IDT72V3683
IDT72V3693
IDT72V36103
FEATURES
Memory storage capacity:
IDT72V3683 – 16,384 x 36
IDT72V3693 – 32,768 x 36
IDT72V36103 – 65,536 x 36
Clock frequencies up to 100 MHz (6.5 ns access time)
Clocked FIFO buffering data from Port A to Port B
IDT Standard timing (using EF and FF) or First Word Fall
Through Timing (using OR and IR flag functions)
Programmable Almost-Empty and Almost-Full flags; each has
five default offsets (8, 16, 64, 256 and 1,024)
Serial or parallel programming of partial flags
Port B bus sizing of 36 bits (long word), 18 bits (word) and 9 bits
(byte)
Big- or Little-Endian format for word and byte bus sizes
Retransmit Capability
Reset clears data and configures FIFO, Partial Reset clears data
but retains configuration settings
Mailbox bypass registers for each FIFO
Free-running CLKA and CLKB may be asynchronous or
coincident (simultaneous reading and writing of data on a single
clock edge is permitted)
Easily expandable in width and depth
Auto power down minimizes power dissipation
Available in a space-saving 128-pin Thin Quad Flatpack (TQFP)
Pin compatible with the lower density parts, IDT72V3623/
72V3633/72V3643/72V3653/72V3663/72V3673
Industrial temperature range (–40°C to +85°C) is available
FUNCTIONAL BLOCK DIAGRAM
CLKA
CSA
W/RA
ENA
MBA
Port-A
Control
Logic
RS1
RS2
PRS
RT
RTM
FIFO1
Mail1,
Mail2,
Reset
Logic
36
FIFO
Retransmit
Logic
A0-A35
Mail 1
Register
36
RAM ARRAY
16,384 x 36
36
32,768 x 36
65,536 x 36
Write
Pointer
Read
Pointer
MBF1
36
B0-B35
FF/IR
AF
Status Flag
Logic
EF/OR
AE
FS2
FS0/SD
FS1/SEN
36
Programmable Flag
Timing
Offset Registers
Mode
16
MBF2
Mail 2
Register
www.DataSheet4U.netIDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The SyncFIFOis a trademark of Integrated Device Technology, Inc.
COMMERICAL TEMPERATURE RANGE
1
2003 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
36
Port-B
Control
Logic
FWFT
CLKB
CSB
W/RB
ENB
MBB
BE
BM
SIZE
4678 drw 01
NOVEMBER 2003
DSC-4678/2

PagesPages 30
Télécharger [ IDT72V36103 ]


Fiche technique recommandé

No Description détaillée Fabricant
IDT72V36100 3.3 VOLT HIGH-DENSITY SUPERSYNC II 36-BIT FIFO Integrated Device Tech
Integrated Device Tech
IDT72V36102 3.3 VOLT CMOS SyncBiFIFO Integrated Device Technology
Integrated Device Technology
IDT72V36103 3.3 VOLT CMOS SyncFIFO Integrated Device Technology
Integrated Device Technology
IDT72V36104 3.3 VOLT CMOS SyncBiFIFO Integrated Device Technology
Integrated Device Technology

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche