DataSheetWiki


L74VHC1GT07 fiches techniques PDF

LRC - Noninverting Buffer withOpen Drain Output

Numéro de référence L74VHC1GT07
Description Noninverting Buffer withOpen Drain Output
Fabricant LRC 
Logo LRC 





1 Page

No Preview Available !





L74VHC1GT07 fiche technique
LESHAN RADIO COMPANY, LTD.
Noninverting Buffer with Open Drain Output
with LSTTL–Compatible Inputs
L74VHC1GT07
The L74VHC1G07 is an advanced high speed CMOS buffer with open drain output fabricated with silicon gate CMOS technology. It
achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.
The internal circuit is composed of three stages, including an open drain output which provides the ability to set output switching level.
This allows the L74VHC1GT01 to be used to interface 5 V circuits to circuits of any voltage between V CC and 7 V using an external
resistor and power supply.
The device input is compatible with TTL–type input thresholds and the output has a full 5.0 V CMOS level output swing. The input
protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic–level translator from
3.0 V CMOS logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the high–voltage power
supply.
The L74VHC1GT01 input structure provides protection when voltages up to 7 V are applied, regardless of the supply voltage. This
allows the L74VHC1GT01 to be used to interface 5 V circuits to 3 V circuits. The output structures also provide protection when
V CC = 0 V. These input and output structures help prevent device destruction caused by supply voltage – input/output voltage mismatch,
battery backup, hot insertion, etc.
• High Speed: t PD = 3.8 ns (Typ) at V CC = 5 V
• Low Internal Power Dissipation: I CC = 2 mA (Max) at T A = 25°C
• Power Down Protection Provided on Inputs
• Pin and Function Compatible with Other Standard Logic Families
• Chip Complexity: FET = 105; Equivalent Gate = 26
5
4
1
2
3
SC–88A / SOT–353/SC–70
DF SUFFIX
5
4
1
2
3
TSOP–5/SOT–23/SC–59
DT SUFFIX
PIN ASSIGNMENT
1 NC
2 IN A
3 GND
4 OUT Y
5 V CC
www.DataSheet4U.com
MARKING DIAGRAMS
V7d
Pin 1
d = Date Code
Figure 1. Pinout (Top View)
V7d
Figure 2. Logic Symbol
Pin 1
d = Date Code
FUNCTION TABLE
Inputs
A
L
H
Output
Y
L
Z
ORDERING INFORMATION
See detailed ordering and shipping information in the
package dimensions section on page 5of this data sheet.
1/6

PagesPages 6
Télécharger [ L74VHC1GT07 ]


Fiche technique recommandé

No Description détaillée Fabricant
L74VHC1GT00 2-Input NAND Gate / CMOS Logic Level Shifter LRC
LRC
L74VHC1GT01 2-Input NAND Gate with Open Drain Output LRC
LRC
L74VHC1GT02 2-Input NOR Gate / CMOS Logic Level Shifter LRC
LRC
L74VHC1GT03 2-Input NOR Gate with Open Drain Output LRC
LRC

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche