DataSheetWiki


L29C525JC15 fiches techniques PDF

LOGIC Devices Incorporated - Dual Pipeline Register

Numéro de référence L29C525JC15
Description Dual Pipeline Register
Fabricant LOGIC Devices Incorporated 
Logo LOGIC Devices Incorporated 





1 Page

No Preview Available !





L29C525JC15 fiche technique
DEVICES INCORPORATED
DEVICES INCORPORATED
L29C525
Dual PLip2el9inCe R5eg2is5ter
Dual Pipeline Register
FEATURES
DESCRIPTION
u Dual 8-Deep Pipeline Register
u Configurable to Single 16-Deep
u Low Power CMOS Technology
u Replaces AMD Am29525
u Load, Shift, and Hold Instructions
u Separate Data In and Data Out Pins
u Three-State Outputs
u Package Styles Available:
• 28-pin Plastic DIP
• 28-pin Plastic LCC, J-Lead
The L29C525 is a high-speed, low
power CMOS pipeline register. It is
pin-for-pin compatible with the AMD
Am29525. The L29C525 can be
configured as two independent 8-level
pipelines or as a single 16-level
pipeline. The configuration imple-
mented is determined by the instruc-
tion code (I1-0) as shown in Table 2.
The I1-0 instruction code controls the
internal routing of data and loading of
each register. For instruction I1-0 = 00
(Push A and B), data applied at the
D7-0 inputs is latched into register A0
on the rising edge of CLK. The
contents of A0 simultaneously move
to register A1, A1 moves to A2, and so
on. The contents of register A7 are
wrapped back to register B0. The
registers on the B side are similarly
shifted, with the contents of register
B7 lost.
Instruction I1-0 = 01 (Push B) acts
similarly to the Push A and B
instruction, except that only the B side
registers are shifted. The input data is
applied to register B0, and the
contents of register B7 are lost. The
contents of the A side registers are
unaffected. Instruction I1-0 = 10 (Push
A) is identical to the Push B
instruction, except that the A side
registers are shifted and the B side
registers are unaffected.
Instruction I1-0 = 11 (Hold) causes no
internal data movement. It is equiva-
lent to preventing the application of a
clock edge to any internal register.
The contents of any of the registers is
selectable at the output through the
use of the S3-0 control inputs. The
independence of the I and S control
lines allows simultaneous reading and
writing. Encoding for the S3-0 controls
is given in Table 3.
L29C525 BLOCK DIAGRAM
D7-0
I1-0
CLK
8
2
A0
A1
A2
A3
A4
A5
A6
A7
Y7-0
B0 8
B1
OE
B2
B3
B4
B5
B6
B7
S3-0
4
Pipeline Registers
1 03/23/2000–LDS.29C525-G

PagesPages 6
Télécharger [ L29C525JC15 ]


Fiche technique recommandé

No Description détaillée Fabricant
L29C525JC15 Dual Pipeline Register LOGIC Devices Incorporated
LOGIC Devices Incorporated

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche