DataSheetWiki


PA7140 fiches techniques PDF

Integrated Circuit Technology - Programmable Electrically Erasable Logic Array

Numéro de référence PA7140
Description Programmable Electrically Erasable Logic Array
Fabricant Integrated Circuit Technology 
Logo Integrated Circuit Technology 





1 Page

No Preview Available !





PA7140 fiche technique
Commercial/
Industrial
PA7140 PEELTM Array
Features
Programmable Electrically Erasable Logic Array
s Versatile Logic Array Architecture
- 24 I/Os, 14 inputs, 60 registers/latches
s CMOS Electrically Erasable Technology
- Reprogrammable in 40-pin DIP,
- Up to 72 logic cell output functions
44-pin PLCC, and TQFP packages
- PLA structure with true product-term sharing
- Logic functions and registers can be I/O-buried
s Flexible Logic Cell
- Up to 3 output functions per logic cell
s High-Speed Commercial and Industrial Versions
- As fast as 13ns/20ns (tpdi/tpdx), 66.6MHz (fMAX)
- D,T and JK registers with special features
- Independent or global clocks, resets, presets,
- Industrial grade available for 4.5 to 5.5V Vcc and -40
clock polarity and output enables
to +85 °C temperatures Ideal for Combinatorial,
- Sum-of-products logic for output enables
Synchronous and Asynchronous Logic Applications
- Integration of multiple PLDs and random logic
- Buried counters, complex state-machines
- Comparators, decoders, other wide-gate functions
s Development and Programmer Support
- ICT PLACE Development Software
-Fitters for ABEL, CUPL and other software
-Programming support for by ICT PDS-3 and popular
General Description
third-party programmers
The PA7140 is a member of the Programmable Electrically
Erasable Logic (PEEL™) Array family based on ICT’s
CMOS EEPROM technology. PEEL™ Arrays free design-
ers from the limitations of ordinary PLDs by providing the
architectural flexibility and speed needed for today’s pro-
grammable logic designs. The PA7140 offers a versatile
logic array architecture with 24 I/O pins, 14 input pins and
60 registers/latches (24 buried logic cells, 12 input regis-
ters/latches, 24 buried I/O registers/latches). Its logic array
implements 100 sum-of-products logic functions divided
into two groups each serving 12 logic cells. Each group
shares half (60) of the 120 product-terms available for logic
cells.
The PA7140’s logic and I/O cells (LCCs, IOCs) are
extremely flexible with up to three output functions per cell
(a total of 72 for all 24 logic cells). Cells are configurable as
D, T, and JK registers with independent or global clocks,
resets, presets, clock polarity, and other features, making
the PA7140 suitable for a variety of combinatorial, synchro-
nous and asynchronous logic applications. The PA7140
supports speeds as fast as 13ns/20ns (tpdi/tpdx) and
66.6MHz (fMAX) at moderate power consumption 140mA
(100mA typical). Packaging includes 40-pin DIP and 44-pin
PLCC (see Figure 1). Development and programming sup-
port for the PA7140 is provided by ICT and popular third-
party development tool manufacturers.
Figure 1: Pin Configuration
Figure 2. Block Diagram
www.DataSheet4U.com
TQFP
44 43 42 41 40 39 38 37 36 35 34
1 Pin 1
33
2 32
3 31
4 30
5 29
6 28
7 27
8 26
9 25
10 24
11 23
12 13 14 15 16 17 18 19 20 21 22
1 of 6

PagesPages 6
Télécharger [ PA7140 ]


Fiche technique recommandé

No Description détaillée Fabricant
PA7140 Programmable Electrically Erasable Logic Array Integrated Circuit Technology
Integrated Circuit Technology

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche