DataSheetWiki


HYMD116645BL8J-J fiches techniques PDF

Hynix Semiconductor - Unbuffered DDR SDRAM DIMM

Numéro de référence HYMD116645BL8J-J
Description Unbuffered DDR SDRAM DIMM
Fabricant Hynix Semiconductor 
Logo Hynix Semiconductor 





1 Page

No Preview Available !





HYMD116645BL8J-J fiche technique
DESCRIPTION
16Mx64 bits
Unbuffered DDR SDRAM DIMM
HYMD116645B(L)8J-J
Hynix HYMD116645B(L)8J-J series is unbuffered 184-pin double data rate Synchronous DRAM Dual In-Line Memory
Modules(DIMMs) which are organized as 16Mx64 high-speed memory arrays. Hynix HYMD116645B(L)8J-J series
consists of eight 16Mx8 DDR SDRAM in 400mil TSOP II packages on a 184pin glass-epoxy substrate. Hynix
HYMD116645B(L)8J-J series provide a high performance 8-byte interface in 5.25" width form factor of industry stan-
dard. It is suitable for easy interchange and addition.
Hynix HYMD116645B(L)8J-J series is designed for high speed of up to 166MHz and offers fully synchronous opera-
tions referenced to both rising and falling edges of differential clock inputs. While all addresses and control inputs are
latched on the rising edges of the clock, Data, Data strobes and Write data masks inputs are sampled on both rising
and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth. All
input and output voltage levels are compatible with SSTL_2. High speed frequencies, programmable latencies and
burst lengths allow variety of device operation in high performance memory system.
Hynix HYMD116645B(L)8J-J series incorporates SPD(serial presence detect). Serial presence detect function is
implement-ed via a serial 2,048-bit EEPROM. The first 128 bytes of serial PD data are programmed by Hynix to iden-
tify DIMM type, capacity and other the information of DIMM and the last 128 bytes are available to the customer.
FEATURES
• 128MB (16M x 64) Unbuffered DDR DIMM based on • Data inputs on DQS centers when write (centered
16Mx8 DDR SDRAM
DQ)
• JEDEC Standard 184-pin dual in-line memory mod-
ule (DIMM)
• Data strobes synchronized with output data for read
and input data for write
• 2.5V +/- 0.2V VDD and VDDQ Power supply
• Programmable CAS Latency 2 / 2.5 supported
• All inputs and outputs are compatible with SSTL_2
interface
• Programmable Burst Length 2 / 4 / 8 with both
sequential and interleave mode
• Fully differential clock operations (CK & /CK) with
• tRAS Lock-out function supported
100MHz/125MHz/133/166MHz
• Internal four bank operations with single pulsed RAS
All addresses and control inputs except Data, Data
strobes and Data masks latched on the rising edges
Auto refresh and self refresh supported
of the clock
• 4096 refresh cycles / 64ms
• Data(DQ), Data strobes and Write masks latched on
both rising and falling edges of the clock
ORDERING INFORMATION
Part No.
HYMD116645B(L)8J-J
Power Supply
VDD=2.5V
VDDQ=2.5V
Clock Frequency
166MHz (*DDR333)
Interface
SSTL_2
Form Factor
184pin Unbuffered DIMM
5.25 x 1.25 x 0.15 inch
* JEDEC Defined Specifications compliant
www.DataSheet4U.com
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Rev. 0.3/Jun. 02
1

PagesPages 16
Télécharger [ HYMD116645BL8J-J ]


Fiche technique recommandé

No Description détaillée Fabricant
HYMD116645BL8J-J Unbuffered DDR SDRAM DIMM Hynix Semiconductor
Hynix Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche