|
|
PDF 74AUP1G34 Data sheet ( Hoja de datos )
| Número de pieza | 74AUP1G34 | |
| Descripción | Low-power buffer | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 74AUP1G34 (archivo pdf) en la parte inferior de esta página. Total 16 Páginas | ||
|
No Preview Available !
74AUP1G34
Low-power buffer
Rev. 01 — 4 August 2005
www.DataSheet4U.com
Product data sheet
1. General description
The 74AUP1G34 is a high-performance, low-power, low-voltage, Si-gate CMOS device,
superior to most advanced CMOS compatible TTL families.
Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall
times across the entire VCC range from 0.8 V to 3.6 V.
This device ensures a very low static and dynamic power consumption across the entire
VCC range from 0.8 V to 3.6 V.
This device is fully specified for partial Power-down applications using IOFF.
The IOFF circuitry disables the output, preventing the damaging backflow current through
the device when it is powered down.
The 74AUP1G34 provides the single buffer.
2. Features
s Wide supply voltage range from 0.8 V to 3.6 V
s High noise immunity
s Complies with JEDEC standards:
x JESD8-12 (0.8 V to 1.3 V)
x JESD8-11 (0.9 V to 1.65 V)
x JESD8-7 (1.2 V to 1.95 V)
x JESD8-5 (1.8 V to 2.7 V)
x JESD8-B (2.7 V to 3.6 V)
s ESD protection:
x HBM JESD22-A114-C exceeds 2000 V
x MM JESD22-A115-A exceeds 200 V
x CDM JESD22-C101-C exceeds 1000 V
s Low static power consumption; ICC = 0.9 µA (maximum)
s Latch-up performance exceeds 100 mA per JESD 78 Class II
s Inputs accept voltages up to 3.6 V
s Low noise overshoot and undershoot < 10 % of VCC
s IOFF circuitry provides partial Power-down mode operation
s Multiple package options
s Specified from −40 °C to +85 °C and −40 °C to +125 °C
1 page  
Philips Semiconductors
74AUP1G34
www.DataSheet4U.com
Low-power buffer
10. Recommended operating conditions
Table 7:
Symbol
VCC
VI
VO
Tamb
tr, tf
Recommended operating conditions
Parameter
Conditions
supply voltage
input voltage
output voltage
active mode
ambient temperature
Power-down mode; VCC = 0 V
input rise and fall times VCC = 0.8 V to 3.6 V
Min Max Unit
0.8 3.6 V
0 3.6 V
0 VCC V
0 3.6 V
−40 +125 °C
0 200 ns/V
11. Static characteristics
Table 8: Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min Typ
Tamb = 25 °C
VIH HIGH-state input voltage
VCC = 0.8 V
VCC = 0.9 V to 1.95 V
0.70 × VCC -
0.65 × VCC -
VCC = 2.3 V to 2.7 V
VCC = 3.0 V to 3.6 V
1.6 -
2.0 -
VIL LOW-state input voltage VCC = 0.8 V
--
VCC = 0.9 V to 1.95 V
--
VCC = 2.3 V to 2.7 V
--
VCC = 3.0 V to 3.6 V
--
VOH HIGH-state output voltage VI = VIH or VIL
IO = −20 µA; VCC = 0.8 V to 3.6 V
IO = −1.1 mA; VCC = 1.1 V
IO = −1.7 mA; VCC = 1.4 V
IO = −1.9 mA; VCC = 1.65 V
IO = −2.3 mA; VCC = 2.3 V
IO = −3.1 mA; VCC = 2.3 V
IO = −2.7 mA; VCC = 3.0 V
IO = −4.0 mA; VCC = 3.0 V
VCC − 0.1 -
0.75 × VCC -
1.11 -
1.32 -
2.05 -
1.9 -
2.72 -
2.6 -
VOL LOW-state output voltage VI = VIH or VIL
IO = 20 µA; VCC = 0.8 V to 3.6 V
IO = 1.1 mA; VCC = 1.1 V
-
-
-
-
IO = 1.7 mA; VCC = 1.4 V
IO = 1.9 mA; VCC = 1.65 V
--
--
IO = 2.3 mA; VCC = 2.3 V
--
IO = 3.1 mA; VCC = 2.3 V
--
IO = 2.7 mA; VCC = 3.0 V
--
IO = 4.0 mA; VCC = 3.0 V
--
Max Unit
-V
-V
-V
-V
0.30 × VCC V
0.35 × VCC V
0.7 V
0.9 V
-V
-V
-V
-V
-V
-V
-V
-V
0.1
0.3 × VCC
0.31
0.31
0.31
0.44
0.31
0.44
V
V
V
V
V
V
V
V
9397 750 14679
Product data sheet
Rev. 01 — 4 August 2005
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
5 of 16
5 Page 
Philips Semiconductors
74AUP1G34
www.DataSheet4U.com
Low-power buffer
VCC
VEXT
PULSE
GENERATOR
VI
DUT
VO
5 kΩ
RT CL RL
001aac521
Fig 7.
Test data is given in Table 12.
Definitions for test circuit:
RL = Load resistor
CL = Load capacitance including jig and probe capacitance
RT = Termination resistance should be equal to the output impedance Zo of the pulse generator
Load circuitry for switching times
Table 12: Test data
Supply voltage
VCC
0.8 V to 3.6 V
Load
CL
5 pF, 10 pF,
15 pF and 30 pF
VEXT
RL [1]
tPLH, tPHL
5 kΩ or 1 MΩ open
tPZH, tPHZ
GND
tPZL, tPLZ
2 × VCC
[1] For measuring enable and disable times RL = 5 kΩ, for measuring propagation delays, setup and hold times
and pulse width RL = 1 MΩ.
9397 750 14679
Product data sheet
Rev. 01 — 4 August 2005
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
11 of 16
11 Page | ||
| Páginas | Total 16 Páginas | |
| PDF Descargar | [ Datasheet 74AUP1G34.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 74AUP1G32 | Low-power 2-input OR gate | NXP Semiconductors |
| 74AUP1G32 | SINGLE 2 INPUT POSITIVE OR GATE |  Diodes |
| 74AUP1G3208 | Low Power 3-Input OR-AND Gate | NXP Semiconductors |
| 74AUP1G332 | Low Power 3-Input OR Gate | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |