DataSheetWiki


NB4N11S fiches techniques PDF

ON Semiconductor - 3.3V 1:2 AnyLevel Input to LVDS Fanout Buffer /Translator

Numéro de référence NB4N11S
Description 3.3V 1:2 AnyLevel Input to LVDS Fanout Buffer /Translator
Fabricant ON Semiconductor 
Logo ON Semiconductor 





1 Page

No Preview Available !





NB4N11S fiche technique
NB4N11S
3.3 V 1:2 AnyLevelInput
to LVDS Fanout Buffer /
Translator
The NB4N11S is a differential 1:2 Clock or Data Receiver and will
accept AnyLevelTM input signals: LVPECL, CML, LVCMOS,
LVTTL, or LVDS. These signals will be translated to LVDS and two
identical copies of Clock or Data will be distributed, operating up to
2.0 GHz or 2.5 Gb/s, respectively. As such, the NB4N11S is ideal for
SONET, GigE, Fiber Channel, Backplane and other Clock or Data
distribution applications.
The NB4N11S has a wide input common mode range from
GND + 50 mV to VCC − 50 mV. Combined with the 50 W internal
termination resistors at the inputs, the NB4N11S is ideal for
translating a variety of differential or single−ended Clock or Data
signals to 350 mV typical LVDS output levels.
The NB4N11S is functionally equivalent to the EP11, LVEP11,
SG11 or 7L11M devices and is offered in a small 3 mm X 3 mm
16−QFN package. Application notes, models, and support
documentation are available at www.onsemi.com.
Features
Maximum Input Clock Frequency > 2.0 GHz
Maximum Input Data Rate > 2.5 Gb/s
1 ps Maximum of RMS Clock Jitter
Typically 10 ps of Data Dependent Jitter
380 ps Typical Propagation Delay
120 ps Typical Rise and Fall Times
Functionally Compatible with Existing 3.3 V LVEL, LVEP, EP, and
SG Devices
Device DDJ = 10 ps
www.DataSheet4U.com
http://onsemi.com
1
QFN−16
MN SUFFIX
CASE 485G
MARKING
DIAGRAM*
16
1
NB4N
11S
ALYW
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
*For additional marking information, refer to
Application Note AND8002/D.
Q0
VTD Q0
D
D
VTD
Figure 1. Logic Diagram
Q1
Q1
TIME (58 ps/div)
Figure 2. Typical Output Waveform at 2.488 Gb/s with
PRBS 223−1 (VINPP = 400 mV; Input Signal DDJ = 14 ps)
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 9 of this data sheet.
© Semiconductor Components Industries, LLC, 2005
December, 2005 − Rev. 0
1
Publication Order Number:
NB4N11S/D

PagesPages 10
Télécharger [ NB4N11S ]


Fiche technique recommandé

No Description détaillée Fabricant
NB4N111K 3.3V Differential In 1:10 Differential Fanout Clock Driver ON Semiconductor
ON Semiconductor
NB4N1158 Link Replicator ON Semiconductor
ON Semiconductor
NB4N11M Multi Level Clock/Data Input to CML Receiver/ Buffer/ Translator ON Semiconductor
ON Semiconductor
NB4N11S 3.3V 1:2 AnyLevel Input to LVDS Fanout Buffer /Translator ON Semiconductor
ON Semiconductor

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche