|
|
PDF HMD16M36M12EG Data sheet ( Hoja de datos )
| Número de pieza | HMD16M36M12EG | |
| Descripción | 64Mbyte (16Mx36) EDO | |
| Fabricantes | Hanbit Electronics | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de HMD16M36M12EG (archivo pdf) en la parte inferior de esta página. Total 7 Páginas | ||
|
No Preview Available !
HANBit
HMD16M36M12EG
64Mbyte (16Mx36) EDO/with Parity Mode 4K Ref. 72pin-SIMM Design
Part No. HMD16M36M12EG
GENERAL DESCRIPTION
The HMD16M36M12EG is a 16M x 36bit dynamic RAM high-density memory module. The module consists of eight
CMOS 16M x 4bit DRAMs in 32-pin SOJ or TSOP packages and four CMOS 16Mx1bit DRAMs in SOJ or TSOP packages
mounted on a 72-pin glass-epoxy substrate. A 0.1 or 0.22uF decoupling capacitor is mounted on the printed circuit board
for each DRAM components. The module is a Single In-line Memory Module with edge connections and is intended for
mounting in to 72-pin edge connector sockets. All module components may be powered from a single 5V DC power supply
and all inputs and outputs are TTL-compatible.
www.DataShFeEetA4UT.cUoRmES
wPart Identification
HMD16M36M12EG
---4K Cycles/64ms Ref, Gold
w Access times : 50, 60ns
w High-density 64MByte design
w Single + 5V ±0.5V power supply
w JEDEC standard Pdpin & pinout
w TTL compatible inputs and outputs
w/CAS-before-/RAS & Hidden Refresh capability
w/RAS-only refresh capability
wEDO Mode Operation
OPTIONS
w Timing
50ns access
60ns access
w Packages
72-pin SIMM
MARKING
-5
-6
M
PERFORMANCE RANGE
Speed
5
tRAC
50ns
tCAC
13ns
tRC
90ns
6
60ns
15ns
110ns
PRESENCE DETECT PINS (Optional)
Pin
50ns
60ns
PD1 Vss Vss
PD2
NC
NC
PD3
Vss
NC
PD4
Vss
NC
PIN ASSIGNMENT
PIN SYMBOL PIN SYMBOL PIN SYMBOL
1 Vss 25 DQ24 49 DQ9
2
DQ0
26
DQ7
50 DQ27
3 DQ18 27 DQ25 51 DQ10
4
DQ1
28
A7
52 DQ28
5 DQ19 29 A11 53 DQ11
6
DQ2
30
Vcc
54 DQ29
7 DQ20 31 A8 55 DQ12
8
DQ3
32
A9
56 DQ30
9 DQ21 33 NC 57 DQ13
10 Vcc 34 /RAS2 58 DQ31
11 NC
35 DQ26 59
Vcc
12 A0 36 DQ8 60 DQ32
13 A1 37 DQ17 61 DQ14
14 A2 38 DQ35 62 DQ33
15 A3 39 Vss 63 DQ15
16 A4 40 /CAS0 64 DQ34
17 A5 41 /CAS2 65 DQ16
18 A6 42 /CAS3 66 NC
19 A10 43 /CAS1 67
PD1
20 DQ4 44 /RAS0 68
PD2
21 DQ22 45 NC 69 PD3
22 DQ5 46 NC 70 PD4
23 DQ23 47
/WE
71
NC
24 DQ6 48 NC 72 Vss
72PIN SIMM TOP VIEW
URL:www.hbe.co.kr
REV.1.0(August.2002)
-1-
HANBit Electronics Co.,Ltd.
1 page  
HANBit
HMD16M36M12EG
/RAS to column address delay time
/CAS to /RAS precharge time
Row address set-up time
Row address hold time
Column address set-up time
Column address hold time
Column address hold referenced to /RAS
Column Address to /RAS lead time
Read command set-up time
Read command hold referenced to /CAS
www.DataSheReet4aUd.ccoommmand hold referenced to /RAS
Write command hold time
Write command hold referenced to /RAS
Write command pulse width
Write command to /RAS lead time
Write command to /CAS lead time
Data-in set-up time
Data-in hold time
Data-in hold referenced to /RAS
Refresh period
Write command set-up time
/CAS setup time (C-B-R refresh)
/CAS hold time (C-B-R refresh)
/RAS precharge to /CAS hold time
Access time from /CAS precharge
Fast page mode cycle time
/CAS precharge time (Fast page)
/RAS pulse width (Fast page )
/W to /RAS precharge time(C-B-R refresh)
/W to /RAS hold time (C-B-R refresh)
/CAS precharge(C-B-R counter test)
tRAD
tCRP
tASR
tRAH
tASC
tCAH
tAR
tRAL
tRCS
tRCH
tRRH
tWCH
tWCR
tWP
tRWL
tCWL
tDS
tDH
tDHR
tREF
tWCS
tCSR
tCHR
tRPC
tCPA
tPC
tCP
tRASP
tWRP
tWRH
tCPT
15
5
0
10
0
8
50
25
0
0
0
10
50
10
13
8
0
8
50
0
5
10
5
40
8
50
10
10
20
25
64
28
200K
15
5
0
10
0
10
55
30
0
0
0
10
55
10
10
10
0
10
55
0
5
10
5
45
10
60
10
10
30
30
64
35
200K
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
NOTES
1.An initial pause of 200µs is required after power-up followed by any 8 /RAS-only or /CAS-before-/RAS refresh cycles
before proper device operation is achieved.
2.VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between
VIH(min) and VIL(max) and are assumed to be 5ns for all inputs.
3.Measured with a load equivalent to 2TTL loads and 100pF
4.Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD
URL:www.hbe.co.kr
REV.1.0(August.2002)
-5-
HANBit Electronics Co.,Ltd.
5 Page | ||
| Páginas | Total 7 Páginas | |
| PDF Descargar | [ Datasheet HMD16M36M12EG.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| HMD16M36M12EG | 64Mbyte (16Mx36) EDO | Hanbit Electronics |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |