|
|
Número de pieza | ICS670-03 | |
Descripción | ZERO DELAY BUFFER AND MULTIPLIER | |
Fabricantes | Integrated Circuit Systems | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de ICS670-03 (archivo pdf) en la parte inferior de esta página. Total 6 Páginas | ||
No Preview Available ! ICS670-03
LOW PHASE NOISE, ZERO DELAY BUFFER AND MULTIPLIER
Description
The ICS670-03 is a high speed, low phase noise, Zero
Delay Buffer (ZDB) which integrates ICS’ proprietary
analog/digital Phase Locked Loop (PLL) techniques. It
is identical to the ICS670-01, but with an increased
maximum output frequency of 210 MHz. Part of ICS’
ClockBlocksTM family, the part’s zero delay feature
means that the rising edge of the input clock aligns with
the rising edges of the outputs giving the appearance of
no delay through the device. There are two identical
outputs on the chip. The FBCLK should be used to
www.DcaotanSnheecettt4oU.tchoemFBIN. Each output has its own output
enable pin.
The ICS670-03 is ideal for synchronizing outputs in a
large variety of systems, from personal computers to
data communications to video. By allowing off-chip
feedback paths, the ICS670-03 can eliminate the delay
through other devices. The 15 different on-chip
multipliers work in a variety of applications. For other
multipliers, including functional multipliers, see the
ICS527.
Block Diagram
Features
• Packaged in 16-pin SOIC
• Available in Pb (lead) free package
• Clock inputs from 5 to 210 MHz (see page 2)
• Patented PLL with low phase noise
• Output clocks up to 210 MHz at 3.3V
• 15 selectable on-chip multipliers
• Power down mode available
• Low phase noise: -124 dBc/Hz at 10 kHz
• Output enable function tri-states outputs
• Low jitter 15 ps one sigma
• Advanced, low power, sub-micron CMOS process
• Industrial temperature rated
• Operating voltage of 3.3 V or 5 V
ICLK
FBIN
Divide by
N
VDD
3
Phase
Detector,
Charge
Pump, and
Loop Filter
OE1
Voltage
Controlled
Oscillator
S3:S0
4
3
GND
External Feedback from FBCLK is recommended.
OE2
FBCLK
CLK2
MDS 670-03 G
1
Revision 010306
Integrated Circuit Systems l 525 Race Street, San Jose, CA 95126 l tel (408) 297-1201 l www.icst.com
1 page ICS670-03
LOW PHASE NOISE, ZERO DELAY BUFFER AND MULTIPLIER
Figure 1. Skew from ICLK to CLK2, with change in load capacitance (VDD = 3.3V)
www.DataSheet4U.com
300
200
100
0
-100
-200
-300
-400
25
50 75 100 125 150
CLK2 Frequency (MHz)
Skew (ps) 20 pF
Skew (ps) 10 pF
Adjusting Input/Output Skew
The data in Figure 1 can be used to adjust individual circuit characteristics and achieve the minimum
possible skew between ICLK and CLK2. With a 125 MHz output, for example, having a total load
capacitance of 15 pF will result in nearly zero skew between ICLK and CLK2. Note that the load
capacitance includes board trace capacitance, input capacitance of the load being driven by the
ICS670-03, and any additional capacitors connected to CLK2.
Figure 2. Phase Noise at 125 MHz out, 25 MHz clock input (VDD = 3.3V)
ICS670 Phase noise
0
-20
-40
-60
-80
-100
-120
-140
10.E+0
100.E+0
1.E+3
10.E+3
offset frequency
100.E+3
1.E+6
10.E+6
MDS 670-03 G
5
Revision 010306
Integrated Circuit Systems l 525 Race Street, San Jose, CA 95126 l tel (408) 297-1201 l www.icst.com
5 Page |
Páginas | Total 6 Páginas | |
PDF Descargar | [ Datasheet ICS670-03.PDF ] |
Número de pieza | Descripción | Fabricantes |
ICS670-01 | Low Phase Noise Zero Delay Buffer and Multiplier | Integrated Circuit Systems |
ICS670-02 | ZERO DELAY BUFFER AND MULTIPLIER | Integrated Circuit Systems |
ICS670-03 | ZERO DELAY BUFFER AND MULTIPLIER | Integrated Circuit Systems |
ICS670-04 | ZERO DELAY BUFFER AND MULTIPLIER | Integrated Circuit Systems |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |