DataSheetWiki


74AUP1G125 fiches techniques PDF

NXP Semiconductors - Low-power buffer/line driver 3-state

Numéro de référence 74AUP1G125
Description Low-power buffer/line driver 3-state
Fabricant NXP Semiconductors 
Logo NXP Semiconductors 





1 Page

No Preview Available !





74AUP1G125 fiche technique
74AUP1G125
Low-power buffer/line driver; 3-state
Rev. 02 — 30 June 2006
www.DataSheet4U.com
Product data sheet
1. General description
The 74AUP1G125 is a high-performance, low-power, low-voltage, Si-gate CMOS device,
superior to most advanced CMOS compatible TTL families. Schmitt-trigger action at all
inputs makes the circuit tolerant to slower input rise and fall times across the entire
VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power
consumption across the entire VCC range from 0.8 V to 3.6 V.
This device is fully specified for partial Power-down applications using IOFF.
The IOFF circuitry disables the output, preventing the damaging backflow current through
the device when it is powered down.
The 74AUP1G125 provides the single non-inverting buffer/line driver with 3-state output.
The 3-state output is controlled by the output enable input (OE).
A HIGH level at pin OE causes the output to assume a high-impedance OFF-state. This
device has the input-disable feature, which allows floating input signals. The inputs are
disabled when OE is HIGH.
2. Features
I Wide supply voltage range from 0.8 V to 3.6 V
I High noise immunity
I Complies with JEDEC standards:
N JESD8-12 (0.8 V to 1.3 V)
N JESD8-11 (0.9 V to 1.65 V)
N JESD8-7 (1.2 V to 1.95 V)
N JESD8-5 (1.8 V to 2.7 V)
N JESD8-B (2.7 V to 3.6 V)
I ESD protection:
N HBM JESD22-A114-C Class 3A. Exceeds 5000 V
N MM JESD22-A115-A exceeds 200 V
N CDM JESD22-C101-C exceeds 1000 V
I Low static power consumption; ICC = 0.9 µA (maximum)
I Latch-up performance exceeds 100 mA per JESD 78 Class II
I Inputs accept voltages up to 3.6 V
I Low noise overshoot and undershoot < 10 % of VCC
I Input-disable feature allows floating input conditions
I IOFF circuitry provides partial Power-down mode operation
I Multiple package options
I Specified from 40 °C to +85 °C and 40 °C to +125 °C

PagesPages 21
Télécharger [ 74AUP1G125 ]


Fiche technique recommandé

No Description détaillée Fabricant
74AUP1G125 Low-power buffer/line driver 3-state NXP Semiconductors
NXP Semiconductors
74AUP1G125 SINGLE BUFFER GATE Diodes
Diodes
74AUP1G126 Low-Power buffer/line driver 3-state NXP Semiconductors
NXP Semiconductors
74AUP1G126 SINGLE BUFFER GATE Diodes
Diodes

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche