|
|
PDF TEA5764UK Data sheet ( Hoja de datos )
| Número de pieza | TEA5764UK | |
| Descripción | FM radio + RDS | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de TEA5764UK (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
TEA5764UK
FM radio + RDS
Rev. 02 — 9 August 2005
www.DataSheet4U.com
Product data sheet
1. General description
The TEA5764UK is a single chip electronically tuned FM stereo radio with Radio Data
System (RDS) and Radio Broadcast Data System (RBDS) demodulator and RDS/RBDS
decoder for portable application with fully integrated IF selectivity and demodulation.
The radio is completely adjustment free and only requires a minimum of small and low
cost external components.
The radio can tune to the European, US and Japanese FM bands. It has a low power
consumption and can operate at a low supply voltage.
2. Features
s Chip scale package
s High sensitivity due to integrated low noise RF input amplifier
s FM mixer for conversion of the US/Europe (87.5 MHz to 108 MHz) and Japanese FM
band (76 MHz to 90 MHz) to IF
s Preset tuning to receive Japanese TV audio up to 108 MHz
s Auto search tuning, raster 100 kHz
s RF automatic gain control circuit
s LC tuner oscillator operating with low cost fixed chip inductors
s Fully integrated FM IF selectivity
s Fully integrated FM demodulator; no external discriminator
s Crystal oscillator at 32768 Hz, or external reference frequency at 32768 Hz
s PLL synthesizer tuning system
s IF counter; 7-bit output via the I2C-bus
s Level detector; 4-bit level information output via the I2C-bus
s Soft mute: signal dependent mute function
s Mono/stereo blend: gradual change from mono to stereo, depending on signal
s Adjustment-free stereo decoder
s Autonomous search tuning function
s Standby mode
s MPX output
s One software programmable port
s Fully integrated RDS/RBDS demodulator in accordance with EN50067
s RDS/RBDS decoder with memory for two RDS data blocks provides block
synchronization and error correction; block data and status information are available
via the I2C-bus
s Audio pause detector
1 page  
Philips Semiconductors
TEA5764UKwww.DataSheet4U.com
FM radio + RDS
7. Pinning information
7.1 Pinning
ball A1
index area
TEA5764UK
1234567
A
B
C
D
E
F
G
001aac987
Transparent top view
Fig 2. Ball configuration TEA5764UK
7.2 Pin description
Table 3: Pin description
Symbol
Ball
LOOPSW
A1
CPOUT
B2
LO1 A2
LO2 A3
CD1
A4
PILLP
B4
SWPORT
A5
BUSENABLE A6
VREFDIG
B6
SCL A7
SDA
B7
n.c. -
GNDD
C7
GNDD
D6
VCCD
D7
CD2/INTCON3 E7
n.c. -
INTCON2
E6
GNDD
F7
INTX
G7
n.c. -
INTCON1
F6
Description
synthesizer PLL loop filter switch output
charge pump output of synthesizer PLL
local oscillator coil connection 1
local oscillator coil connection 2
VCO supply decoupling capacitor
pilot PLL loop filter
software programmable port output
I2C-bus enable input
digital reference voltage for I2C-bus signals
I2C-bus clock line input
I2C-bus data line input and output
not connected
digital ground
digital ground
digital supply voltage
internally connected
not connected
internally connected; leave open
digital ground
interrupt flag output
not connected
internally connected; leave open
TEA5764UK_2
Product data sheet
Rev. 02 — 9 August 2005
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
5 of 64
5 Page 
Philips Semiconductors
TEA5764UKwww.DataSheet4U.com
FM radio + RDS
8.19.2.1 RDS/RBDS decoder
The RDS decoder provides block synchronization, error correction and flywheel function
for reliable extraction of RDS or RBDS block data. Different modes of operation can be
selected to fit different application requirements. Availability of new data is signalled by bit
DAVFLG and output pin INTX which generates an interrupt. Up to two blocks of data and
status information are available via the I2C-bus in a single transmission.
The behavior of the DAVFLG is described in Section 10.
8.20 Audio pause detector
The audio pause detector monitors the audio modulation for pauses and responds to low
levels. The modulation threshold can be adjusted in 4 steps of 4 dB by control bits PL[1:0].
The minimum time for detecting a pause can be adjusted by control bits PT[1:0] as shown
in Table 38. When a pause occurs, flag PDFLAG is set to logic 1 and a hardware interrupt
is generated; see Section 9.1.4.6.
8.21 Auto search and Preset mode
In Search mode the TEA5764UK can search channels automatically (see Figure 3).
TEA5764UK_2
Product data sheet
Rev. 02 — 9 August 2005
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
11 of 64
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet TEA5764UK.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| TEA5764UK | FM radio + RDS | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |