|
|
Número de pieza | ICS843004I-01 | |
Descripción | FEMTOCLOCKS- CRYSTAL-TO- 3.3V 2.5V LVPECL FREQUENCY SYNTHESIZER | |
Fabricantes | Integrated Circuit Systems | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de ICS843004I-01 (archivo pdf) en la parte inferior de esta página. Total 14 Páginas | ||
No Preview Available ! Integrated
Circuit
Systems, Inc.
ICS843004I-01www.DataSheet4U.com
FEMTOCLOCKS™CRYSTAL-TO-
3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
GENERAL DESCRIPTION
The ICS843004I-01 is a 4 output LVPECL
ICS synthesizer optimized to generate Ethernet
HiPerClockS™ reference clock frequencies and is a member of
the HiPerClocksTM family of high performance clock
solutions from ICS. Using a 25MHz 18pF parallel
resonant crystal, the following frequencies can be generated
based on the settings of 2 frequency select pins (F_SEL[1:0]):
156.25MHz, 125MHz, 62.5MHz. The ICS843004I-01 uses
ICS’ 3rd generation low phase noise VCO technology and can
achieve 1ps or lower typical rms phase jitter, easily meeting
Ethernet jitter requirements. The ICS843004I-01 is packaged
in a small 24-pin TSSOP package.
FEATURES
• Four 3.3V LVPECL outputs
• Selectable crystal oscillator interface
or LVCMOS/LVTTL single-ended input
• Supports the following output frequencies:
156.25MHz, 125MHz and 62.5MHz
• VCO range: 560MHz - 680MHz
• Output skew: 50ps (maximum)
• RMS phase jitter @ 156.25MHz, using a 25MHz crystal
(1.875MHz - 20MHz): 0.54ps (typical)
• Full 3.3V or 2.5V supply modes
• -40°C to 85°C ambient operating temperature
• Lead-Free fully RoHS compliant
FREQUENCY SELECT FUNCTION TABLE
F_SEL1
0
F_SEL0
0
Inputs
M Divider N Divider
Value
Value
25 4
M/N
Divider Value
6.25
Output Frequency
(25MHz Ref.)
156.25
0 1 25
5
5
125
10
25
10
2.5
62.5
1 1 25
not used
not used
BLOCK DIAGRAM
F_SEL[1:0] Pulldown
nPLL_SEL Pulldown
TEST_CLK Pulldown
25MHz
XTAL_IN
OSC
XTAL_OUT
nXTAL_SEL Pulldown
1
0
2
Phase
Detector
VCO
625MHz
(w/25MHz
Reference)
1
0
M = 25 (fixed)
F_SEL[1:0]
0 0 ÷4
0 1 ÷5
1 0 ÷10
1 1 not used
MR Pulldown
843004AGI-01
www.icst.com/products/hiperclocks.html
1
PIN ASSIGNMENT
nQ1
Q1
VCCo
Q0
nQ0
MR
nPLL_SEL
nc
VCCA
F_SEL0
VCC
F_SEL1
1
2
3
4
5
6
7
8
9
10
11
12
24 nQ2
23 Q2
2 2 VCCO
21 Q3
20 nQ3
1 9 VEE
18 VCC
17 nXTAL_SEL
16 TEST_CLK
1 5 VEE
14 XTAL_IN
13 XTAL_OUT
ICS843004I-01
24-Lead TSSOP
4.40mm x 7.8mm x 0.92mm
package body
Q0 G Package
Top View
nQO
Q1
nQ1
Q2
nQ2
Q3
nQ3
REV. A FEBRUARY 11, 2005
1 page Integrated
Circuit
Systems, Inc.
ICS843004I-01www.DataSheet4U.com
FEMTOCLOCKS™CRYSTAL-TO-
3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
-110
-120
-130
-140
-150
-160
-170
-180
-190
100
TYPICAL PHASE NOISE AT 156.25MHZ (3.3V)
10Gb Ethernet Filter
156.25MHz
RMS Phase Jitter (Random)
1.875MHz to 20MHz = 0.54ps
Raw Phase Noise Data
Phase Noise Result by adding
10Gb Ethernet Filter to raw data
1k
10k
100k
1M
10M 100M
OFFSET FREQUENCY (HZ)
843004AGI-01
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
-110
-120
-130
-140
-150
-160
-170
-180
-190
100
TYPICAL PHASE NOISE AT 62.5MHZ (3.3V)
10Gb Ethernet Filter
62.5MHz
RMS Phase Jitter (Random)
637KHz to 10MHz = 0.70ps
Raw Phase Noise Data
Phase Noise Result by adding
10Gb Ethernet Filter to raw data
1k
10k
100k
1M
OFFSET FREQUENCY (HZ)
www.icst.com/products/hiperclocks.html
5
10M
100M
REV. A FEBRUARY 11, 2005
5 Page Integrated
Circuit
Systems, Inc.
ICS843004I-01www.DataSheet4U.com
FEMTOCLOCKS™CRYSTAL-TO-
3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER
3. Calculations and Equations.
The purpose of this section is to derive the power dissipated into the load.
LVPECL output driver circuit and termination are shown in Figure 6.
VCCO
Q1
VOUT
RL
50
VCCO - 2V
FIGURE 6. LVPECL DRIVER CIRCUIT AND TERMINATION
To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination
voltage of V - 2V.
CC
• For logic high, V = V = V – 0.9V
OUT
OH_MAX
CC_MAX
(V - V ) = 0.9V
CCO_MAX OH_MAX
• For logic low, V = V = V – 1.7V
OUT
OL_MAX
CC_MAX
(V - V ) = 1.7V
CCO_MAX OL_MAX
Pd_H is power dissipation when the output drives high.
Pd_L is the power dissipation when the output drives low.
Pd_H = [(V
– (V - 2V))/R ] * (V - V ) = [(2V - (V
- V ))/R ] * (V - V ) =
OH_MAX
CC_MAX
L CC_MAX OH_MAX
CC_MAX
OH_MAX
L
CC_MAX OH_MAX
[(2V - 0.9V)/50Ω] * 0.9V = 19.8mW
Pd_L = [(V – (V - 2V))/R ] * (V
- V ) = [(2V - (V
- V ))/R ] * (V - V ) =
OL_MAX
CC_MAX
L CC_MAX OL_MAX
CC_MAX
OL_MAX
L
CC_MAX OL_MAX
[(2V - 1.7V)/50Ω] * 1.7V = 10.2mW
Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW
843004AGI-01
www.icst.com/products/hiperclocks.html
11
REV. A FEBRUARY 11, 2005
11 Page |
Páginas | Total 14 Páginas | |
PDF Descargar | [ Datasheet ICS843004I-01.PDF ] |
Número de pieza | Descripción | Fabricantes |
ICS843004I-01 | FEMTOCLOCKS- CRYSTAL-TO- 3.3V 2.5V LVPECL FREQUENCY SYNTHESIZER | Integrated Circuit Systems |
ICS843004I-04 | FEMTOCLOCKS- CRYSTAL/LVCMOS-TO- 3.3V LVPECL FREQUENCY SYNTHESIZER | Integrated Circuit Systems |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |