DataSheetWiki


79RC32435 fiches techniques PDF

Integrated Device Technology - IDTTM InterpriseTM Integrated Communications Processor

Numéro de référence 79RC32435
Description IDTTM InterpriseTM Integrated Communications Processor
Fabricant Integrated Device Technology 
Logo Integrated Device Technology 





1 Page

No Preview Available !





79RC32435 fiche technique
IDTTM InterpriseTM Integrated
Communications Processor
www.DataSheet4U.com
79RC32435
Device Overview
The 79RC32435 is a member of the IDT™ Interprise™ family of PCI
integrated communications processors. It incorporates a high perfor-
mance CPU core and a number of on-chip peripherals. The integrated
processor is designed to transfer information from I/O modules to main
memory with minimal CPU intervention, using a highly sophisticated
direct memory access (DMA) engine. All data transfers through the
RC32435 are achieved by writing data from an on-chip I/O peripheral to
main memory and then out to another I/O module.
Features
x 32-bit CPU Core
– MIPS32 instruction set
– Cache Sizes: 8KB instruction and data caches, 4-Way set
associative, cache line locking, non-blocking prefetches
– 16 dual-entry JTLB with variable page sizes
– 3-entry instruction TLB
– 3-entry data TLB
– Max issue rate of one 32x16 multiply per clock
– Max issue rate of one 32x32 multiply every other clock
– CPU control with start, stop, and single stepping
– Software breakpoints support
– Hardware breakpoints on virtual addresses
– ICE Interface that is compatible with v2.5 of the EJTAG Spec-
ification
x PCI Interface
– 32-bit PCI revision 2.2 compliant
– Supports host or satellite operation in both master and target
modes
– Support for synchronous and asynchronous operation
– PCI clock supports frequencies from 16 MHz to 66 MHz
– PCI arbiter in Host mode: supports 6 external masters, fixed
priority or round robin arbitration
– I2O “like” PCI Messaging Unit
x Ethernet Interface
– 10 and 100 Mb/s ISO/IEC 8802-3:1996 compliant
– Supports MII or RMII PHY interface
– Supports 64 entry hash table based multicast address filtering
– 512 byte transmit and receive FIFOs
– Supports flow control functions outlined in IEEE Std. 802.3x-
1997
x DDR Memory Controller
– Supports up to 256MB of DDR SDRAM
– 1 chip select supporting 4 internal DDR banks
– Supports a 16-bit wide data port using x8 or x16 bit wide DDR
SDRAM devices
– Supports 64 Mb, 128 Mb, 256 Mb, 512 Mb, and 1Gb DDR
SDRAM devices
– Data bus multiplexing support allows interfacing to standard
DDR DIMMs and SODIMMs
– Automatic refresh generation
Block Diagram
ICE
DDR
(16-bit)
MIPS-32
CPU Core
EJTAG
D. Cache
MMU
I. Cache
PMBus
DDR
Controllers
MII/RMII
Interrupt
Controller
:
:
3 Counter
Timers
1 Ethernet
10/100
Interface
IPBusTM
I2C Bus
I2C
Controller
NVRAM
Controller
DMA
Controller
Arbiter
Memory & I/O
Controller
Bus/System
Integrity
Monitor
1 UART
(16550)
GPIO
Interface
SPI
Controller
PCI
Master/Target
Interface
PCI Arbiter
(Host Mode)
Memory &
Peripheral Bus (8-bit)
Serial Channel GPIO Pins SPI Bus
PCI Bus
2005 Integrated Device Technology, Inc.
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.
1 of 53
January 19, 2006
DSC 6214

PagesPages 30
Télécharger [ 79RC32435 ]


Fiche technique recommandé

No Description détaillée Fabricant
79RC32435 IDTTM InterpriseTM Integrated Communications Processor Integrated Device Technology
Integrated Device Technology
79RC32435 IDTTM InterpriseTM Integrated Communications Processor Integrated Device Technology
Integrated Device Technology
79RC32438 IDTTM InterpriseTM Integrated Communications Processor Integrated Device Technology
Integrated Device Technology

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche