DataSheet39.com

What is EBE11ED8AJWA?

This electronic component, produced by the manufacturer "Elpida Memory", performs the same function as "1GB Unbuffered DDR2 SDRAM DIMM".


EBE11ED8AJWA Datasheet PDF - Elpida Memory

Part Number EBE11ED8AJWA
Description 1GB Unbuffered DDR2 SDRAM DIMM
Manufacturers Elpida Memory 
Logo Elpida Memory Logo 


There is a preview and EBE11ED8AJWA download ( pdf file ) link at the bottom of this page.





Total 29 Pages



Preview 1 page

No Preview Available ! EBE11ED8AJWA datasheet, circuit

DATA SHEET
www.DataSheet4U.com
1GB Unbuffered DDR2 SDRAM DIMM
EBE11ED8AJWA (128M words × 72 bits, 2 Ranks)
Specifications
Density: 1GB
Organization
128M words × 72 bits, 2 ranks
Mounting 18 pieces of 512M bits DDR2 SDRAM
sealed in FBGA
Package: 240-pin socket type dual in line memory
module (DIMM)
PCB height: 30.0mm
Lead pitch: 1.0mm
Lead-free (RoHS compliant)
Power supply: VDD = 1.8V ± 0.1V
Data rate: 800Mbps/667Mbps (max.)
Four internal banks for concurrent operation
(components)
Interface: SSTL_18
Burst lengths (BL): 4, 8
/CAS Latency (CL): 3, 4, 5, 6
Precharge: auto precharge option for each burst
access
Refresh: auto-refresh, self-refresh
Refresh cycles: 8192 cycles/64ms
Average refresh period
7.8µs at 0°C TC ≤ +85°C
3.9µs at +85°C < TC ≤ +95°C
Operating case temperature range
TC = 0°C to +95°C
Features
Double-data-rate architecture; two data transfers per
clock cycle
The high-speed data transfer is realized by the 4 bits
prefetch pipelined architecture
Bi-directional differential data strobe (DQS and /DQS)
is transmitted/received with data for capturing data at
the receiver
DQS is edge-aligned with data for READs; center-
aligned with data for WRITEs
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transitions with CK
transitions
Commands entered on each positive CK edge; data
and data mask referenced to both edges of DQS
Data mask (DM) for write data
Posted /CAS by programmable additive latency for
better command and data bus efficiency
Off-Chip-Driver Impedance Adjustment and On-Die-
Termination for better signal quality
/DQS can be disabled for single-ended Data Strobe
operation
Document No. E1054E30 (Ver. 3.0)
Date Published April 2008 (K) Japan
Printed in Japan
URL: http://www.elpida.com
Elpida Memory, Inc. 2007-2008

line_dark_gray
EBE11ED8AJWA equivalent
EBE11ED8AJWA
Serial PD Matrix
www.DataSheet4U.com
Byte No.
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
Function described
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Hex value Comments
Number of bytes utilized by module
manufacturer
10
0
0
0
0
0
0
80H
Total number of bytes in serial PD
device
0 0 0 0 1 0 0 0 08H
Memory type
0 0 0 0 1 0 0 0 08H
128 bytes
256 bytes
DDR2 SDRAM
Number of row address
0 0 0 0 1 1 1 0 0EH
14
Number of column address
0 0 0 0 1 0 1 0 0AH
10
Number of DIMM ranks
0 1 1 0 0 0 0 1 61H
2
Module data width
0 1 0 0 1 0 0 0 48H
72
Module data width continuation
0 0 0 0 0 0 0 0 00H
0
Voltage interface level of this assembly 0 0 0 0 0 1 0 1 05H
DDR SDRAM cycle time, CL = X
-8E (CL = 5)
0 0 1 0 0 1 0 1 25H
-8G (CL = 6)
0 0 1 0 0 1 0 1 25H
-6E (CL = 5)
0 0 1 1 0 0 0 0 30H
SDRAM access from clock (tAC)
-8E, -8G
0 1 0 0 0 0 0 0 40H
-6E 0 1 0 0 0 1 0 1 45H
SSTL 1.8V
2.5ns*1
2.5ns*1
3.0ns*1
0.4ns*1
0.45ns*1
DIMM configuration type
0 0 0 0 0 0 1 0 02H
ECC
Refresh rate/type
1 0 0 0 0 0 1 0 82H
7.8µs
Primary SDRAM width
0 0 0 0 1 0 0 0 08H
×8
Error checking SDRAM width
0 0 0 0 1 0 0 0 08H
×8
Reserved
0 0 0 0 0 0 0 0 00H
SDRAM device attributes:
Burst length supported
0 0 0 0 1 1 0 0 0CH
SDRAM device attributes: Number of
banks on SDRAM device
0
0
0
0
0
1
0
0
04H
SDRAM device attributes:
/CAS latency
-8E, -6E
0 0 1 1 1 0 0 0 38H
-8G 0 1 1 1 0 0 0 0 70H
0
4,8
4
3, 4, 5
4, 5, 6
DIMM Mechanical Characteristics
0 0 0 0 0 0 0 1 01H
4.00mm max.
DIMM type information
0 0 0 0 0 0 1 0 02H
Unbuffered
SDRAM module attributes
0 0 0 0 0 0 0 0 00H
SDRAM device attributes: General 0 0 0 0 0 0 1 1 03H
Minimum clock cycle
-8E, -6E (CL = 4)
time at
CL =
X
1
0
0
1
1
1
1
0
1
3DH
-8G (CL = 5)
0 0 1 1 0 0 0 0 30H
Maximum data access time (tAC) from
clock at CL = X 1
0 1 0 1 0 0 0 0 50H
-8E, -6E (CL = 4)
-8G (CL = 5)
0 1 0 0 0 1 0 1 45H
Minimum clock cycle
-8E, -6E (CL = 3)
time at
CL =
X
2
0
1
0
1
0
0
0
0
50H
-8G (CL = 4)
0 0 1 1 1 1 0 1 3DH
Normal
Weak Driver 50
ODT Support
3.75ns*1
3.0ns*1
0.5ns*1
0.45ns*1
5.0ns*1
3.75ns*1
Data Sheet E1054E30 (Ver. 3.0)
5


line_dark_gray

Preview 5 Page


Part Details

On this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for EBE11ED8AJWA electronic component.


Information Total 29 Pages
Link URL [ Copy URL to Clipboard ]
Download [ EBE11ED8AJWA.PDF Datasheet ]

Share Link :

Electronic Components Distributor


An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists.


SparkFun Electronics Allied Electronics DigiKey Electronics Arrow Electronics
Mouser Electronics Adafruit Newark Chip One Stop


Featured Datasheets

Part NumberDescriptionMFRS
EBE11ED8AJWAThe function is 1GB Unbuffered DDR2 SDRAM DIMM. Elpida MemoryElpida Memory

Semiconductors commonly used in industry:

1N4148   |   BAW56   |   1N5400   |   NE555   |  

LM324   |   BC327   |   IRF840  |   2N3904   |  



Quick jump to:

EBE1     1N4     2N2     2SA     2SC     74H     BC     HCF     IRF     KA    

LA     LM     MC     NE     ST     STK     TDA     TL     UA    



Privacy Policy   |    Contact Us     |    New    |    Search