|
|
PDF SE97B Data sheet ( Hoja de datos )
| Número de pieza | SE97B | |
| Descripción | DDR memory module temp sensor | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de SE97B (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
SE97B
www.DataSheet4U.com
DDR memory module temp sensor with integrated SPD
Rev. 01 — 27 January 2010
Product data sheet
1. General description
Meets JEDEC Specification 42.4 TSE2002B1, 3 Jun 2009. The NXP Semiconductors
SE97B measures temperature from −40 °C to +125 °C with JEDEC Grade B ±1 °C
maximum accuracy between +75 °C and +95 °C critical zone and also provide 256 bytes
of EEPROM memory communicating via the I2C-bus/SMBus. It is typically mounted on a
DDR3 Dual In-Line Memory Module (DIMM) measuring the DRAM temperature in
accordance with the new JEDEC (JC-42.4) Mobile Platform Memory Module Temperature
Sensor Component specification and also replacing the Serial Presence Detect (SPD)
which is used to store memory module and vendor information.
The SE97B thermal sensor and EEPROM operates over the VDD range of 3.0 V to 3.6 V.
The TS consists of a ΔΣ Analog to Digital Converter (ADC) that monitors and updates its
own temperature readings 10 times per second, converts the reading to a digital data, and
latches them into the data temperature register. User-programmable registers, the
specification of upper/lower alarm and critical temperature trip points, EVENT output
control, and temperature shutdown, provide flexibility for DIMM temperature-sensing
applications.
When the temperature changes beyond the specified boundary limits, the SE97B outputs
an EVENT signal using an open-drain output that can be pulled up between 0.9 V and
3.6 V. The user has the option of setting the EVENT output signal polarity as either an
active LOW or active HIGH comparator output for thermostat operation, or as a
temperature event interrupt output for microprocessor-based systems. The EVENT output
can also be configured as only a critical temperature output.
The EEPROM is designed specifically for DRAM DIMMs SPD. The lower 128 bytes
(address 00h to 7Fh) can be Permanent Write Protected (PWP) or Reversible Write
Protected (RWP) by software. This allows DRAM vendor and product information to be
stored and write protected. The upper 128 bytes (address 80h to FFh) are not write
protected and can be used for general purpose data storage.
The SE97B has a single die for both the temp sensor and EEPROM for higher reliability
and supports the industry-standard 2-wire I2C-bus/SMBus serial interface. The SMBus
TIMEOUT function is supported to prevent system lock-ups. Manufacturer and Device ID
registers provide the ability to confirm the identity of the device. Three address pins allow
up to eight devices to be controlled on a single bus.
The SE98B is available as the SE97B thermal sensor only.
1 page  
NXP Semiconductors
SE97Bwww.DataSheet4U.com
DDR memory module temp sensor with integrated SPD
6. Pinning information
6.1 Pinning
terminal 1
index area
A0 1
A1 2
A2 3
SE97BTP
8 VDD
7 EVENT
6 SCL
VSS 4
5 SDA
002aae311
Transparent top view
Fig 2. Pin configuration for HWSON8
6.2 Pin description
Table 3.
Symbol
A0
Pin description
Pin Type
1I
A1
A2
VSS
SDA
2I
3I
4 ground
5 I/O
SCL 6 I
EVENT 7
O
VDD 8 power
Description
I2C-bus/SMBus slave address bit 0 with internal pull-down. This
input is overvoltage tolerant to support software write protection.
I2C-bus/SMBus slave address bit 1 with internal pull-down
I2C-bus/SMBus slave address bit 2 with internal pull-down
device ground
SMBus/I2C-bus serial data input/output (open-drain). Must have
external pull-up resistor.
SMBus/I2C-bus serial clock input/output (open-drain). Must have
external pull-up resistor.
Thermal alarm output for high/low and critical temperature limit
(open-drain). Must have external pull-up resistor.
device power supply (3.0 V to 3.6 V)
SE97B_1
Product data sheet
Rev. 01 — 27 January 2010
© NXP B.V. 2010. All rights reserved.
5 of 53
5 Page 
NXP Semiconductors
SE97Bwww.DataSheet4U.com
DDR memory module temp sensor with integrated SPD
7.4 Conversion rate
The conversion time is the amount of time required for the ADC to complete a
temperature measurement for the local temperature sensor. The conversion rate is the
inverse of the conversion period which describes the number of cycles the temperature
measurement completes in one second—the faster the conversion rate, the faster the
temperature reading is updated. The SE97B’s conversion rate is at least 8 Hz or 125 ms.
7.4.1 What temperature is read when conversion is in progress
The SE97B has been designed to ensure a valid temperature is always available. When a
read to the temperature register is initiated through the SMBus, the device checks to see if
the temperature conversion process (Analog-to-Digital conversion) is complete and a new
temperature is available:
• If the temperature conversion process is complete, then the new temperature value is
sent out on the SMBus.
• If the temperature conversion process in not complete, then the previous temperature
value is sent out on the SMBus.
It is possible that while SMBus Master is reading the temperature register, a new
temperature conversion completes. However, this will not affect the data (MSB or LSB)
that is being shifted out. On the next read of the temperature register, the new
temperature value will be shifted out.
7.5 Power-up default condition
After power-on, the SE97B is initialized to the following default condition:
• Starts monitoring local sensor
• EVENT register is cleared; EVENT output is pulled HIGH by external pull-ups
• EVENT hysteresis is defaulted to 0 °C
• Command pointer is defaulted to ‘00h’
• Critical Temp, Alarm Temperature Upper and Lower Boundary Trip register are
defaulted to 0 °C
• Capability register is defaulted to ‘00F7h’ for the B-grade and VHV capability,
EVENT de-asserted and SMBus TIMEOUT between 25 ms and 35 ms enabled.
• Operational mode: comparator
• SMBus register is defaulted to ‘21h’
7.6 Device initialization
SE97B temperature sensors have programmable registers, which, upon power-up, default
to zero. The open-drain EVENT output is default to being disabled, comparator mode and
active LOW. The alarm trigger registers default to being unprotected. The configuration
registers, upper and lower alarm boundary registers and critical temperature window are
defaulted to zero and need to be programmed to the desired values. SMBus TIMEOUT
feature defaults to being enabled and can be programmed to disable. These registers are
required to be initialized before the device can properly function. Except for the SPD,
which does not have any programmable registers, and does not need to be initialized.
SE97B_1
Product data sheet
Rev. 01 — 27 January 2010
© NXP B.V. 2010. All rights reserved.
11 of 53
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet SE97B.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| SE97 | DDR memory module temp sensor | NXP Semiconductors |
| SE97B | DDR memory module temp sensor | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |