DataSheetWiki


54HC193 fiches techniques PDF

STMicroelectronics - SYNCHRONOUS UP/DOWN DECADE COUNTER

Numéro de référence 54HC193
Description SYNCHRONOUS UP/DOWN DECADE COUNTER
Fabricant STMicroelectronics 
Logo STMicroelectronics 





1 Page

No Preview Available !





54HC193 fiche technique
M54/M74HC192
M54/M74HC193
HC192 - SYNCHRONOUS UP/DOWN DECADE COUNTER
HC193 - SYNCHRONOUS UP/DOWN BINARY COUNTER
. HIGH SPEED
fMAX = 54 MHz (TYP.) AT VCC = 5 V
. LOW POWER DISSIPATION
ICC = 4 µA (MAX.) AT TA = 25 °C
. HIGH NOISE IMMUNITY
VNIH = VNIL = 28 % VCC (MIN.)
. OUTPUT DRIVE CAPABILITY
10 LSTTL LOADS
. SYMMETRICAL OUTPUT IMPEDANCE
|IOH| = IOL = 4 mA (MIN.)
. BALANCED PROPAGATION DELAYS
tPLH = tPHL
. WIDE OPERATING VOLTAGE RANGE
VCC (OPR) = 2 V TO 6 V
. PIN AND FUNCTION COMPATIBLE WITH
54/74LS192-193
DESCRIPTION
B1R
(Plastic Package)
F1R
(Ceramic Package)
M 1R
(Micro Package)
C1R
(Chip Carrier)
ORDER CODES :
M54HCXXXF1R M74HCXXXM1R
M74HCXXXB1R M74HCXXXC1R
The M54/74HC192/193 are ahigh speed CMOSSYN-
CHRONOUS UP/DOWN DECADE COUNTERS fab-
ricated in silicon gate C2MOS technology. They have
the same high speed performance of LSTTL combined
with true CMOS low power consumption. The counter
has two separate clock inputs, an UP COUNT input
and a DOWN COUNT input. All outputs of the flip-flop
www.DataSahreeest4imU.uclotamneously triggered on the low to high transi-
tion of either clock while the other input isheld high. The
direction of counting is determined by which input is
clocked. This counter may be preset by entering the
desired data on the DATA A, DATA B, DATA C, and
DATA D input. When the LOAD input is taken low the
data is loaded independently of either clock input. This
feature allows the counters to be used as divide-by-n
counters by modifying the count length with the preset
inputs. In addition the counter can also be cleared. This
is accomplished by inputting a high on the CLEAR
input. All 4 internal stages are set to low independently
of either COUNT input. Both a BORROW and CARRY
output are provided to enable cascading of both up and
down counting functions. The BORROW output pro-
duces a negative going pulse when the counter under-
flows and the CARRY outputs a pulse when the
counter overflows. The counter can be cascaded by
connecting the CARRY and BORROW outputs of one
device to the COUNT UP and COUNT DOWN inputs,
respectively, of the next device. All inputs are equipped
with protection circuits against static discharge and
transient excess voltage.
PIN CONNECTIONS (top view)
NC =
No Internal
Connection
October 1992
1/15

PagesPages 15
Télécharger [ 54HC193 ]


Fiche technique recommandé

No Description détaillée Fabricant
54HC190 Synchronous Decade Up/Down Counters National Semiconductor
National Semiconductor
54HC190 4 BIT SYNCHRONOUS UP/DOWN COUNTERS SGS-THOMSON
SGS-THOMSON
54HC191 Synchronous Binary Up/Down Counters National Semiconductor
National Semiconductor
54HC191 4 BIT SYNCHRONOUS UP/DOWN COUNTERS SGS-THOMSON
SGS-THOMSON

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche