|
|
PDF LTC6410-6 Data sheet ( Hoja de datos )
| Número de pieza | LTC6410-6 | |
| Descripción | Low Noise Differential IF Amplifier | |
| Fabricantes | Linear Technology | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de LTC6410-6 (archivo pdf) en la parte inferior de esta página. Total 16 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
LTC6410-6
FEATURES
Low Distortion, Low Noise
Differential IF Amplifier with
Configurable Input Impedance
DESCRIPTION
n 1.4GHz –3dB Bandwidth
n Fixed Voltage Gain of 6dB (50Ω System)
n Configurable Input Impedance Allows:
Simple Interface to Active Mixers
Improved Noise Performance
n Wide 2.8V to 5.25V Supply Range
n Low Distortion:
36dBm OIP3 (70MHz)
33dBm OIP3 (140MHz)
31dBm OIP3 (300MHz)
n Low Noise:
11dB NF (50Ω ZIN)
8dB NF (200Ω ZIN)
n Differential Inputs and Outputs
n Self-Biasing Inputs/Outputs
n Shutdown Mode
n Minimal Support Circuitry Required
n 16-Lead 3mm × 3mm × 0.8mm QFN Package
The LTC®6410-6 is a low distortion, low noise differential
IF amplifier with configurable input impedance designed
for use in applications from DC to 1.4GHz. The LTC6410-6
has 6dB of voltage gain. The LTC6410-6 is an excellent
choice for interfacing active mixers to SAW filters. It fea-
tures an active input termination that allows a customized
input impedance for an optimum interface to differential
active mixers. This feature provides additional power gain
because of the impedance conversion and improved noise
performance when compared to traditional 50Ω interface
circuits. The LTC6410-6 drives a differential 50Ω load
directly with low distortion, which is suitable for driving
SAW filters and other 50Ω signal chain blocks.
The LTC6410-6 operates on 3V or 5V supplies. It comes in
a compact 16-lead 3mm × 3mm QFN package and operates
over a –40°C to 85°C temperature range.
L, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.
APPLICATIONS
n Post-Mixer Gain Block
n SAW Filter Interface/Buffering
n Differential IF Signal Chain Gain Block
n Differential Line Driver/Receiver
TYPICAL APPLICATION
Post Mixer Gain Block (140MHz IF)
5V
5V
82nH
82nH
12pF
1760MHz
LO
12pF
LT5527
MIXER
24nH
18pF
24nH
18pF
–TERM
–IN
680pF
V+
SHDN
–OUT
LTC6410-6
+IN
+TERM
+OUT
VBIAS
V–
0.1μF
SYSTEM OIP3 = 29dBm AT 1900MHz
SYSTEM NF = 15dB AT 1900MHz
0.1μF
64106 TA01a
2-Tone Spectrum Analyzer Plot
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
130 132 134 136 138 140 142 144 146 148 150
FREQUENCY (MHz)
64106 TA01b
64106fa
1
1 page  
www.DataSheet4U.com
LTC6410-6
AC ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. V+ = 3V, V– = 0V, SHDN = 2V, +IN is shorted to +TERM, –IN is shorted to
–TERM, VINCM = VBIAS = 1.5V, input source resistance (RS) is 25Ω on each input (50Ω differential), RL = 50Ω from +OUT to –OUT, +IN
and –IN are AC-coupled, unless otherwise noted. VBIAS is defined as the voltage on theVBIAS pin. VOUTCM is defined as
(+OUT + –OUT)/2. VINCM is defined as (+IN + –IN)/2. VINDIFF is defined as (+IN – –IN). VOUTDIFF is defined as (+OUT – –OUT).
SYMBOL PARAMETER
CONDITIONS
MIN TYP MAX UNITS
IM3 Third Order Intermodulated F1 = 9.5MHz, F2 = 10.5MHz, VOUTDIFF = 0dBm/Tone
Distortion
F1 = 9.5MHz, F2 = 10.5MHz, VOUTDIFF = –5dBm/Tone
–72 dBc
–81 dBc
OIP3
P1dB
FV1CC==9.55VM, VHBzI,AFS2==21.50V.,5SMHHDzN, V=O3UVTDIFF = 0dBm/Tone,
Output Third-Order Intercept F1 = 9.5MHz, F2 = 10.5MHz, VOUTDIFF = 0dBm/Tone
F1 = 9.5MHz, F2 = 10.5MHz, VOUTDIFF = –5dBm/Tone
FV1CC==9.55VM, VHBzI,AFS2==21.50V.,5SMHHDzN, V=O3UVTDIFF = 0dBm/Tone,
Output 1dB Compression Point
–66 dBc
36 dBm
36 dBm
33 dBm
12.8 dBm
NF Noise Figure
70MHz Signal
ZIN = 50Ω (Note 5)
ZIN = 200Ω
11 dB
8 dB
HD2
HD3
IM3
OIP3
P1dB
Second Harmonic Distortion VOUTDIFF = 0dBm
Third Harmonic Distortion
VOUTDIFF = 0dBm
Third Order Intermodulated
Distortion
F1 = 69.5MHz, F2 = 70.5MHz, VOUTDIFF = 0dBm/Tone
F1 = 69.5MHz, F2 = 70.5MHz, VOUTDIFF = –5dBm/Tone
FV1CC==695.V5, MVBHIAz,SF=22=.57V0, .S5HMDHNz,=V3OVUTDIFF = 0dBm/Tone,
Output Third-Order Intercept F1 = 69.5MHz, F2 = 70.5MHz, VOUTDIFF = 0dBm/Tone
F1 = 69.5MHz, F2 = 70.5MHz, VOUTDIFF = –5dBm/Tone
FV1CC==695.V5, MVBHIAz,SF=22=.57V0, .S5HMDHNz,=V3OVUTDIFF = 0dBm/Tone,
Output 1dB Compression Point
–85 dBc
–69 dBc
–72 dBc
–79 dBc
–72 dBc
36 dBm
35 dBm
36 dBm
12.8 dBm
NF Noise Figure
140MHz Signal
ZIN = 50Ω (Note 5)
ZIN = 200Ω
11 dB
8 dB
HD2
HD3
IM3
OIP3
P1dB
Second Harmonic Distortion VOUTDIFF = 0dBm
Third Harmonic Distortion
VOUTDIFF = 0dBm
Third Order Intermodulated
Distortion
F1 = 139.5MHz, F2 = 140.5MHz, VOUTDIFF = 0dBm/Tone
F1 = 139.5MHz, F2 = 140.5MHz, VOUTDIFF = –5dBm/Tone
FV1CC==1359V,.5VMBIHASz,=F22.=5V1, 4S0H.5DMNH=z3, VVOUTDIFF = 0dBm/Tone,
F1 = 130MHz, F2
VCC = 5V, VBIAS =
=2.155V,0SMHHDzN, V=O3UVTDIFF
=
0dBm/Tone,
Output Third-Order Intercept F1 = 139.5MHz, F2 = 140.5MHz, VOUTDIFF = 0dBm/Tone
F1 = 139.5MHz, F2 = 140.5MHz, VOUTDIFF = –5dBm/Tone
FV1CC==1359V,.5VMBIHASz,=F22.=5V1, 4S0H.5DMNH=z3, VVOUTDIFF = 0dBm/Tone,
F1 = 130MHz, F2
VCC = 5V, VBIAS =
=2.155V,0SMHHDzN, V=O3UVTDIFF
=
0dBm/Tone,
Output 1dB Compression Point
–80
–62
–62
–70
–66
–66 –56
31
30
33
28 33
12.8
dBc
dBc
dBc
dBc
dBc
dBc
dBm
dBm
dBm
dBm
dBm
64106fa
5
5 Page 
www.DataSheet4U.com
LTC6410-6
APPLICATIONS INFORMATION
Introduction
The LTC6410-6 is a low noise differential high speed
amplifier. By default, the LTC6410-6 has 6dB voltage gain
and is designed to operate with 50Ω differential input and
output impedances. By changing (REXT), alternative con-
figurations provide input resistances of up to 400Ω, with
correspondingly lower noise figure and higher power gain.
The Block Diagram shows the basic circuit along with key
external components while Table 1 provides configuration
information. If the input is AC-coupled, the VBIAS pin sets
the input common mode voltage and therefore the output
common mode voltage.
Input Impedance
LTC6410-6 has been designed with very flexible input
termination circuitry. By default, with the termination pins
connected directly to the inputs, the input impedance is
58Ω, see the Block Diagram. Internally, there is 110Ω
between each input and the opposite output (RT). Divid-
ing the resistor by the internal noise gain of 2.7 + 1 = 3.7,
29.5Ω input impedance is created (59Ω differential ). In
parallel with the 2k common mode resistance, a total of
58Ω differential input impedance is achieved. This method
of termination is used to provide lower noise figure through
the use of feedback which reduces the effective noise of
the termination resistor. By adding additional resistance in
series with the termination pins, higher input impedances
can be obtained (see Table 1). The optimum impedance
for minimizing the noise figure of the LTC6410-6 is close
to 400Ω. Because the amplifier is inherently a voltage
amplifier, the difference between the impedance at the
input and the output adds additional power gain as can
be seen in Table 1. These higher impedance levels can be
useful in interfacing with active mixers which can have
output impedance of 400Ω and beyond.
output will have approximately the same common mode
voltage as the input.
In the case of a DC-coupled input connection, the input
DC common mode voltage will also set the output com-
mon mode voltage. Note that a voltage divider is formed
between the VBIAS buffer output and the DC input source
impedance.
The VBIAS pin has an internal voltage divider which will
self bias to approximately 1.4V on a 3V supply (0.47 •
VSUPPLY). An external capacitor of 0.1μF to ground is
recommended to bypass the pin. The resistance of the pin
is 3k. See Distortion vs Common Mode graph.
For increased common mode accuracy, the +TERM and
–TERM pins can be AC-coupled to the inputs with capaci-
tors (CEXT). This coupling prevents the feedback from the
termination resistance from creating additional DC com-
mon mode voltage error. The GCM and VOSCM of the DC
Electrical Characteristics table reflect the less accurate
DC-coupled scenario.
The termination inputs are part of a high speed feedback
loop. The physical length of the termination loop (REXT
and CEXT) must be minimized to maintain stability and
minimize gain peaking.
Gain
Internally, the LTC6410-6 has a voltage gain of 2.7V/V.
The default source and load resistances in most of the
data sheet are assumed to be 50Ω differential. Due to the
input and output resistance of the LTC6410-6 being 58Ω
and 22Ω respectively, the overall voltage gain in a 50Ω
system is 6dB (2V/V). Other source and load resistances
will produce different gains due to the resistive dividers.
Figure 1 is a system diagram for calculating gain.
Input and Output Common Mode Bias
The LTC6410-6 is internally self-biased through the VBIAS
pin (see the Block Diagram). Therefore the LTC6410-6
can be AC-coupled with no external biasing circuitry. The
RS
RIN
VS
LTC6410-6
Figure 1
ROUT
22Ω
RLOAD
64106 F01
64106fa
11
11 Page | ||
| Páginas | Total 16 Páginas | |
| PDF Descargar | [ Datasheet LTC6410-6.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| LTC6410-6 | Low Noise Differential IF Amplifier | Linear Technology |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |