DataSheet.es    


PDF ADCLK946 Data sheet ( Hoja de datos )

Número de pieza ADCLK946
Descripción SiGe Clock Fanout Buffer
Fabricantes Analog Devices 
Logotipo Analog Devices Logotipo



Hay una vista previa y un enlace de descarga de ADCLK946 (archivo pdf) en la parte inferior de esta página.


Total 12 Páginas

No Preview Available ! ADCLK946 Hoja de datos, Descripción, Manual

www.DataSheet4U.com
FEATURES
4.8 GHz operating frequency
75 fs rms broadband random jitter
On-chip input terminations
3.3 V power supply
APPLICATIONS
Low jitter clock distribution
Clock and data signal restoration
Level translation
Wireless communications
Wired communications
Medical and industrial imaging
ATE and high performance instrumentation
GENERAL DESCRIPTION
The ADCLK946 is an ultrafast clock fanout buffer fabricated on
the Analog Devices, Inc., proprietary XFCB3 silicon germanium
(SiGe) bipolar process. This device is designed for high speed
applications requiring low jitter.
The device has a differential input equipped with center-tapped,
differential, 100 Ω on-chip termination resistors. The input accepts
dc-coupled LVPECL, CML, 3.3 V CMOS (single ended), and
ac-coupled 1.8 V CMOS, LVDS, and LVPECL inputs. A VREF pin
is available for biasing ac-coupled inputs.
The ADCLK946 features six full-swing emitter-coupled logic
(ECL) output drivers. For LVPECL (positive ECL) operation,
bias VCC to the positive supply and VEE to ground. For ECL
operation, bias VCC to ground and VEE to the negative supply.
The ECL output stages are designed to directly drive 800 mV
each side into 50 Ω terminated to VCC − 2 V for a total differen-
tial output swing of 1.6 V.
The ADCLK946 is available in a 24-lead LFCSP and is specified
for operation over the standard industrial temperature range of
−40°C to +85°C.
Six LVPECL Outputs,
SiGe Clock Fanout Buffer
ADCLK946
FUNCTIONAL BLOCK DIAGRAM
ADCLK946
VREF
VT
CLK
CLK
REFERENCE
LVPECL
Q0
Q0
Q1
Q1
Q2
Q2
Q3
Q3
Q4
Q4
Q5
Q5
Figure 1.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2009 Analog Devices, Inc. All rights reserved.

1 page




ADCLK946 pdf
www.DataSheet4U.com
ABSOLUTE MAXIMUM RATINGS
Table 4.
Parameter
Supply Voltage
VCC − VEE
Input Voltage
CLK, CLK
CLK, CLK to VT Pin (CML, LVPECL
Termination)
CLK to CLK
Input Termination, VT to CLK, CLK
Maximum Voltage on Output Pins
Maximum Output Current
Voltage Reference (VREF)
Operating Temperature Range
Ambient
Junction
Storage Temperature Range
Rating
6.0 V
VEE − 0.5 V to
VCC + 0.5 V
±40 mA
±1.8 V
±2 V
VCC + 0.5 V
35 mA
VCC to VEE
−40°C to +85°C
150°C
−65°C to +150°C
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
ADCLK946
DETERMINING JUNCTION TEMPERATURE
To determine the junction temperature on the application
printed circuit board (PCB), use the following equation:
TJ = TCASE + (ΨJT × PD)
where:
TJ is the junction temperature (°C).
TCASE is the case temperature (°C) measured by the customer at
the top center of the package.
ΨJT is as indicated in Table 5.
PD is the power dissipation.
Values of θJA are provided for package comparison and PCB
design considerations. θJA can be used for a first-order approx-
imation of TJ by the equation
TJ = TA + (θJA × PD)
where TA is the ambient temperature (°C).
Values of θJB are provided in Table 5 for package comparison
and PCB design considerations.
ESD CAUTION
THERMAL PERFORMANCE
Table 5.
Parameter
Junction-to-Ambient Thermal Resistance
Still Air
0.0 m/sec Airflow
Moving Air
1.0 m/sec Airflow
2.5 m/sec Airflow
Junction-to-Board Thermal Resistance
Moving Air
1.0 m/sec Airflow
Junction-to-Case Thermal Resistance (Die-to-Heat Sink)
Moving Air
Junction-to-Top-of-Package Characterization Parameter
Still Air
0 m/sec Airflow
Symbol Description
θJA Per JEDEC JESD51-2
θJMA Per JEDEC JESD51-6
θJMA Per JEDEC JESD51-6
θJB Per JEDEC JESD51-8 (moving air)
θJC Per MIL-Std. 883, Method 1012.1
ΨJT Per JEDEC JESD51-2
Value1 Unit
54.3 °C/W
47.5 °C/W
42.6 °C/W
33.0 °C/W
2.0 °C/W
0.9 °C/W
1Results are from simulations. The PCB is a JEDEC multilayer type. Thermal performance for actual applications requires careful inspection of the conditions in the
application to determine if they are similar to those assumed in these calculations.
Rev. 0 | Page 5 of 12

5 Page





ADCLK946 arduino
www.DataSheet4U.com
INPUT TERMINATION OPTIONS
VCC
VREF
VT
50
CLK
CLK
50
CONNECT VT TO VCC.
Figure 19. Interfacing to CML Inputs
VREF
VT
VCC – 2V 50
CLK
CLK
50
CONNECT VT TO VCC 2V.
Figure 20. Interfacing to PECL Inputs
ADCLK946
VREF
VT
50
CLK
CLK
50
CONNECT VT TO VREF.
Figure 21. AC-Coupling Differential Signals Inputs, Such as LVDS
VREF
VT
50
CLK
CLK
50
CONNECT VT, VREF, AND CLK. PLACE A BYPASS
CAPACITOR FROM VT TO GROUND.
ALTERNATIVELY, VT, VREF, AND CLK CAN BE
CONNECTED, GIVING A CLEANER LAYOUT AND
A 180° PHASE SHIFT.
Figure 22. Interfacing to AC-Coupled Single-Ended Inputs
Rev. 0 | Page 11 of 12

11 Page







PáginasTotal 12 Páginas
PDF Descargar[ Datasheet ADCLK946.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
ADCLK944SIGE CLOCK FANOUT BUFFERAnalog Devices
Analog Devices
ADCLK946SiGe Clock Fanout BufferAnalog Devices
Analog Devices
ADCLK948SiGe Clock Fanout BufferAnalog Devices
Analog Devices

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar