|
|
Número de pieza | MAX3882A | |
Descripción | 2.488Gbps 1:4 Demultiplexer | |
Fabricantes | Maxim Integrated Products | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de MAX3882A (archivo pdf) en la parte inferior de esta página. Total 13 Páginas | ||
No Preview Available ! 19-2718; Rev 2; 4/09
www.DataSheet4U.com
2.488Gbps 1:4 Demultiplexer with Clock and
Data Recovery and Limiting Amplifier
General Description
The MAX3882A is a deserializer combined with clock
and data recovery and limiting amplifier ideal for con-
verting 2.488Gbps serial data to 4-bit-wide, 622Mbps
parallel data for SDH/SONET applications. The device
accepts serial NRZ input data as low as 10mVP-P of
2.488Gbps and generates four parallel LVDS data out-
puts at 622Mbps. Included is an additional high-speed
serial data input for system loopback diagnostic test-
ing. For data acquisition, the MAX3882A does not
require an external reference clock. However, if need-
ed, the loopback input can be connected to an external
reference clock of 155MHz or 622MHz to maintain a
valid clock output in the absence of input data transi-
tions. Additionally, a TTL-compatible loss-of-lock output
is provided. The device provides a vertical threshold
adjustment to compensate for optical noise generated
by EDFAs in WDM transmission systems. The
MAX3882A operates from a single +3.3V supply and
consumes 610mW.
The MAX3882A’s jitter performance exceeds all SDH/
SONET specifications. The device is available in a 6mm
✕ 6mm, 36-pin TQFN package.
Applications
SDH/SONET Receivers and Regenerators
Add/Drop Multiplexers
Digital Cross-Connects
SDH/SONET Test Equipment
DWDM Transmission Systems
Typical Application Circuits appear at end of data sheet.
Features
♦ No Reference Clock Required for Data Acquisition
♦ Serial Input Rate: 2.488Gbps
♦ Fully Integrated Clock and Data Recovery with
Limiting Amplifier and 1:4 Demultiplexer
♦ Parallel Output Rate: 622Mbps
♦ Differential Input Range: 10mVP-P to 1.6VP-P
without Threshold Adjust
♦ Differential Input Range: 50mVP-P to 600mVP-P
with Threshold Adjust
♦ 0.65UI High-Frequency Jitter Tolerance
♦ Loss-of-Lock (LOL) Indicator
♦ Wide Input Threshold Adjust Range: ±170mV
♦ Maintain Valid Clock Output in Absence of Data
Transitions
♦ System Loopback Input Available for System
Diagnostic Testing
♦ Operating Temperature Range -40°C to +85°C
♦ Low Power Dissipation: 610mW at +3.3V
Ordering Information
PART
TEMP RANGE
PIN-PACKAGE
MAX3882AETX+
-40°C to +85°C
36 TQFN-EP*
+Denotes a lead(Pb)-free/RoHS-compliant package.
*EP = Exposed pad.
Pin Configuration
TOP VIEW
27 26 25 24 23 22 21 20 19
VCC_OUT
GND
28
29
FREFSET 30
VCC 31
VCC
CAZ+
32
33
MAX3882A
CAZ- 34
VREF 35
*EP
VCTRL 36
+
12 34 56789
18 PCLK+
17 PCLK-
16 GND
15 VCC_OUT
14 VCC_VCO
13 FIL
12 VCC_VCO
11 GND
10 LREF
*EXPOSED PAD.
TQFN
________________________________________________________________ Maxim Integrated Products 1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.
1 page www.DataSheet4U.com
2.488Gbps 1:4 Demultiplexer with Clock and
Data Recovery and Limiting Amplifier
(TA = +25°C, unless otherwise noted.)
RECOVERED CLOCK AND DATA
(INPUT = 2.488Gbps, 223 - 1
PATTERN, VIN = 10mVP-P)
200mV/div
500ps/div
JITTER TOLERANCE vs. INPUT AMPLITUDE
(2.48832Gbps, 223 - 1 PATTERN, WITH
ADDITIONAL 0.15UI DETERMINISTIC JITTER)
0.6
0.5
JITTER FREQUENCY = 10MHz
0.4
0.3
0.2
0.1
0
1 10 100 1000 10,000
INPUT AMPLITUDE (mVP-P)
BIT-ERROR RATE vs. INPUT AMPLITUDE
1.00E-04
1.00E-05
1.00E-06
1.00E-07
1.00E-08
1.00E-09
1.00E-10
1.00E-11
1
234
INPUT VOLTAGE (mVP-P)
5
Typical Operating Characteristics
SUPPLY CURRENT vs. TEMPERATURE
260
250
240
230
220
210
200
190
180
170
160
-50 -25
0
25 50 75 100
TEMPERATURE (°C)
JITTER TOLERANCE
(2.48832Gbps, 223 - 1 PATTERN,
VIN = 16mVP-P WITH ADDITIONAL
0.15UI DETERMINISTIC JITTER)
100
10
1
BELLCORE
MASK
0.1
10
100 1k
JITTER FREQUENCY (Hz)
10k
5
0
-5
-10
-15
-20
-25
-30
-35
-40
1
JITTER TRANSFER
BELLCORE
MASK
10 100 1000
JITTER FREQUENCY (kHz)
10,000
3.0
2.9
2.8
2.7
2.6
2.5
2.4
2.3
2.2
2.1
2.0
-40
PULLIN RANGE
-15 10 35 60
AMBIENT TEMPERATURE (°C)
85
PARALLEL CLOCK OUTPUT JITTER
fCLK = 622.08MHz
TOTAL WIDEBAND
RMS JITTER = 2.720ps
PEAK-TO-PEAK
JITTER = 20.80ps
20ps/div
S11
20
10
0
-10
-20
-30
-40
0
500 1000 1500 2000 2500 3000 3500 4000
FREQUENCY (MHz)
_______________________________________________________________________________________ 5
5 Page www.DataSheet4U.com
2.488Gbps 1:4 Demultiplexer with Clock and
Data Recovery and Limiting Amplifier
+3.3V
0.068μF
+3.3V
155MHz
CLOCK
SIS FIL VCC LREF LOL
PD3+
SLBI+
SLBI-
TIA OUTPUT
AGC
MAX3861
0.1μF
0.1μF
R1
SDI+
SDI-
VCTRL
VREF
R2
R1 + R2 ≥ 50kΩ
MAX3882A
PD3-
PD2+
PD2-
PD1+
PD1-
PD0+
PD0-
PCLK+
FREFSET CAZ+ CAZ-
PCLK-
+3.3V
0.1μF
*REQUIRED ONLY IF OVERHEAD CIRCUIT DOES NOT INCLUDE INTERNAL INPUT TERMINATION.
THIS SYMBOL REPRESENTS A TRANSMISSION LINE OF CHARACTERISTIC IMPEDANCE Z0 = 50Ω.
Figure 8. Connecting the MAX3882A with Threshold Adjust and Clock Holdover Enabled
100Ω*
VCC
100Ω*
OVERHEAD
100Ω* TERMINATION
100Ω*
100Ω*
______________________________________________________________________________________ 11
11 Page |
Páginas | Total 13 Páginas | |
PDF Descargar | [ Datasheet MAX3882A.PDF ] |
Número de pieza | Descripción | Fabricantes |
MAX3882 | 2.488Gbps/2.67Gbps 1:4 Demultiplexer | Maxim Integrated Products |
MAX3882A | 2.488Gbps 1:4 Demultiplexer | Maxim Integrated Products |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |