DataSheetWiki


IDT72V3631 fiches techniques PDF

Integrated Device Technology - (IDT72V36x1) 3.3 VOLT CMOS SyncFIFOTM

Numéro de référence IDT72V3631
Description (IDT72V36x1) 3.3 VOLT CMOS SyncFIFOTM
Fabricant Integrated Device Technology 
Logo Integrated Device Technology 





1 Page

No Preview Available !





IDT72V3631 fiche technique
www.DataSheet4U.com
3.3 VOLT CMOS SyncFIFOTM
512 x 36
1,024 x 36
2,048 x 36
IDT72V3631
IDT72V3641
IDT72V3651
FEATURES
Storage capacity:
IDT72V3631 - 512 x 36
IDT72V3641 - 1,024 x 36
IDT72V3651 - 2,048 x 36
Supports clock frequencies up to 67 MHz
Fast access times of 10ns
Free-running CLKA and CLKB can be asynchronous or coinci-
dent (permits simultaneous reading and writing of data on a
single clock edge)
Clocked FIFO buffering data from Port A to Port B
Synchronous read retransmit capability
Mailbox register in each direction
Programmable Almost-Full and Almost-Empty flags
Microprocessor interface control logic
Input Ready (IR) and Almost-Full (AF) flags synchronized by
CLKA
Output Ready (OR) and Almost-Empty (AE) flags synchronized
by CLKB
Available in 132-pin plastic quad flat package (PQFP) or space-
saving 120-pin thin quad flat package (TQFP)
Pin and functionally compatible versions of the 5V operating
IDT723631/723641/723651
Easily expandable in width and depth
Industrial temperature range (–40°C to +85°C) is available
DESCRIPTION
The IDT72V3631/72V3641/72V3651 are pin and functionally compatible
versons of the IDT723631/723641/723651, designed to run off a 3.3V supply
forexceptionallylow-powerconsumption. Thesedevicesaremonolithichigh-
speed,low-power,CMOSclockedFIFOmemory. Itsupportsclockfrequencies
upto67MHzandhasreadaccesstimesasfastas10ns. The512/1,024/2,048
x36dual-portSRAMFIFObuffersdatafromportAtoPortB. TheFIFOmemory
has retransmit capability, which allows previously read data to be accessed
again. The FIFO operates in First Word Fall Through mode and has flags to
indicate empty and full conditions and conditions and two programmable flags
(Almost-Full and Almost-Empty)to indicate when a selectednumber ofwords
is stored in memory. Communication between each port may take place with
FUNCTIONAL BLOCK DIAGRAM
MBF1
CLKA
CSA
W/RA
ENA
MBA
Port-A
Control
Logic
RST
Reset
Logic
Mail 1
Register
RAM ARRAY
512 x 36
1,024 x 36
2,048 x 36
RTM
A0 - A35
IR
AF
36
Write Read
Pointer Pointer
Status Flag
Logic
RFM
B0 - B35
OR
AE
FS0/SD
FS1/SEN
Flag Offset
Registers
10
Mail 2
Register
MBF2
IDT and the IDT logo are registered trademark of Integrated Device Technology, Inc. SyncFIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL TEMPERATURE RANGE
11
2003 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
Port-B
Control
Logic
CLKB
CSB
W/RB
ENB
MBB
4658 drw 01
NOVEMBER 2003
DSC-4658/1

PagesPages 21
Télécharger [ IDT72V3631 ]


Fiche technique recommandé

No Description détaillée Fabricant
IDT72V3631 (IDT72V36x1) 3.3 VOLT CMOS SyncFIFOTM Integrated Device Technology
Integrated Device Technology
IDT72V3632 3.3 VOLT CMOS SyncBiFIFO 256 x 36 x 2 512 x 36 x 2 1/024 x 36 x 2 Integrated Device Tech
Integrated Device Tech
IDT72V3633 (IDT72V36x3) 3.3 VOLT CMOS SyncFIFO Integrated Device Technology
Integrated Device Technology
IDT72V3634 (IDT72V36x4) 3.3 VOLT CMOS SyncBiFIFO Integrated Device Technology
Integrated Device Technology

US18650VTC5A

Lithium-Ion Battery

Sony
Sony
TSPC106

PCI Bus Bridge Memory Controller

ATMEL
ATMEL
TP9380

NPN SILICON RF POWER TRANSISTOR

Advanced Semiconductor
Advanced Semiconductor


www.DataSheetWiki.com    |   2020   |   Contactez-nous  |   Recherche